Semiconductor memory

ABSTRACT

A semiconductor memory such as a dynamic RAM having memory mats each divided into a plurality of units or sub-memory mats. Each sub-memory mat comprises: a memory array having sub-word lines and sub-bit lines intersecting orthogonally and dynamic memory cells located in lattice fashion at the intersection points between the intersecting sub-word and sub-bit lines; a sub-word line driver including unit sub-word line driving circuits corresponding to the sub-word lines; a sense amplifier including unit amplifier circuits and column selection switches corresponding to the sub-bit lines; and sub-common I/O lines to which designated sub-bit lines are connected selectively via the column selection switches. The sub-memory mats are arranged in lattice fashion. Above the sub-memory mats is a layer of: main word lines and columns selection signal lines intersecting orthogonally, the main word lines having a pitch that is an integer multiple of the pitch of the sub-word lines, the column selection signal lines having a pitch that is an integer multiple of the pitch of the sub-bit lines; and main common I/O lines to which designated sub-common I/O lines are connected selectively.

CROSS-REFERENCE TO RELATED APPLICATION

This application is a continuation of application Ser. No. 08/779,835,filed on Jan. 7, 1997, now U.S. Pat. No. 5,777,927, which is acontinuation of application Ser. No. 08/574,104, filed Dec. 20, 1995(now U.S. Pat. No. 5,604,697) the entire disclosure of which is herebyincorporated by reference.

BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor memory and, moreparticularly, to a large-capacity dynamic RAM (random access memory) andrelated techniques for making the memory larger, faster, more integratedand less expensive than before.

Data line dividing (i.e., layering) techniques are disclosedillustratively in U.S. Pat. Nos. 4,950,588, 5,301,142, 5,297,102 and5,404,338 as well as in Japanese Patent Laid-Open No. Hei 5-54634. Wordline layering techniques are disclosed illustratively in U.S. Pat. Nos.5,140,550 and 5,282,175, and in Japanese Patents Laid-Open Nos. Hei1-245489 and Hei 2-158995. Japanese Patent Laid-Open No. Hei 2-18785discloses techniques for installing amplifier MOSFETs betweencomplementary data lines and complementary common data lines.

There exist semiconductor memories such as the dynamic RAM having as itsbasic components memory arrays each including a plurality of word linesand bit lines intersecting orthogonally and a large number of dynamicmemory cells located in lattice fashion at the intersection pointsbetween the intersecting word and bit lines. In recent years, dynamicRAMs have been getting larger in capacity and more integrated in scaleat rapid pace. Varieties of techniques are being disclosed to acceleratethe trend.

For instance, the so-called layered word line structure is proposed in“ISSCC (International Solid-State Circuits Conference) '93 Digest ofTechnical Papers, Session 3” (Feb. 24, 1993; pp. 50-51). The proposedstructure (called the first conventional example hereunder) involvesarranging main word lines in parallel with sub-word lines, the pitchbetween the main word lines being made an integer multiple of thatbetween the sub-word lines. The arrangement is intended to enlarge thewiring pitch of a metal wiring layer constituting the main word linesand thereby to enhance the degree of circuit integration of dynamicRAMS.. In another example (called a second conventional example),Japanese Patent Publication No. Hei 4-59712 discloses the so-calledlayered I/O structure in which designated bit lines are connected tomain common I/O lines by way of relatively short sub-common I/O lines.The structure is intended to alleviate the loads on sense amplifiers andthereby speed up read operations of dynamic RAMs.

In addition, U.S. Pat. No. 5,274,595 issued on Dec. 28, 1993 discloses amethod (a third conventional example) for connecting sub-common I/Olines to main common I/O lines via a plurality of summing direct sensetype sub-amplifiers, the sub-amplifiers being located where word lineshunts and sense amplifiers intersect. The disclosed method is intendedto minimize the increase in the layout area for accommodating aplurality of sub-amplifiers while speeding up the operation of dynamicRAMs.

SUMMARY OF THE INVENTION

The first conventional example involving the layered word line structureis characterized by the presence of a self-boot type word line drivingcircuit for selectively driving sub-word lines in accordance with a rowselection signal and a word line driving current supply signal. The rowselection signal is transmitted over main word lines, and the word linedriving current supply signal is transmitted over word line drivingcurrent supply signal lines intersecting the sub-word linesorthogonally. The fact that the word line driving circuit is a self-boottype means that it takes time to bring the word line driving currentsupply signal to the active level after the main word lines are drivento the active level. This poses constraints on the effort to improve theaccess time of dynamic RAMs in read mode. Because the common I/O linesare not layered, the load on the sense amplifiers increases, whichhampers the improvement of access time. In the second conventionalexample involving the layered I/O structure, the word lines are notlayered. This necessitates narrowing the wiring pitch of the metalwiring layer constituting the word lines, which in turn restricts theeffort to boost the degree of circuit integration of dynamic RAMs. Inthe third conventional example, a plurality of summing direct sense typesub-amplifiers connect the sub-common I/O lines to the main common I/Olines. This example entails word shunt-based word line division but doesnot adopt any layered word line structure. This poses constraints on theattempts to boost the degree of circuit integration of dynamic RAMs.Because the sub-common I/O lines are identical in length to the maincommon I/O lines, the third conventional example does not constitute asubstantially layered I/O structure.

In short, the conventionally fabricated dynamic RAMS adopt layeredstructures only partially and sporadically. A comprehensive layeredstructure covering all word lines, bit lines and common I/O lines hasyet to be implemented. The fact that full benefits of the layeredstructure have yet to be practically appreciated discourages generalattempts to boost the operating speed of dynamic RAMs, to enlarge theirscale and to reduce their costs.

It is therefore an object of the present invention to provide a dynamicRAM taking full advantage of the benefits of the layered structure sothat the semiconductor memory will be enhanced in operation speed,boosted in the degree of circuit integration and lowered inmanufacturing cost.

Other objects, features and advantages of the present invention willbecome apparent in the following specification and accompanyingdrawings.

In carrying out the invention and according to one aspect thereof, thereis provided a semiconductor memory such as a dynamic RAM having a memorymat divided into a plurality of units or sub-memory mats. Eachsub-memory mat comprises: a memory array having sub-word lines andsub-bit lines intersecting orthogonally and dynamic memory cells locatedin lattice fashion at the intersection points between the intersectingsub-word and sub-bit lines; a sub-word line driver including unitsub-word line driving circuits corresponding to the sub-word lines; asense amplifier including unit amplifier circuits and column selectionswitches corresponding to the sub-bit lines; and sub-common I/O lines towhich designated sub-bit lines are connected selectively via the columnselection switches. The sub-memory mats are arranged in lattice fashion.Above the sub-memory mats is a layer of: main word lines and columnselection signal lines intersecting orthogonally, the main word lineshaving a pitch that is an integer multiple of the pitch of the sub-wordlines, the column selection signal lines having a pitch that is aninteger multiple of the pitch of the sub-bit lines; and main common I/Olines to which designated sub-common I/O lines are connectedselectively. Each of the unitsub-word line driving circuits in thesub-word line driver is a CMOS static driving circuit comprising: ap-channel first MOSFET which is furnished interposingly between thesub-word line driving signal line and the corresponding sub-word lineand of which the gate is connected to an inverted signal line of thecorresponding main word line; an n-channel second MOSFET which isfurnished interposingly between the sub-word line and a groundingpotential and of which the gate is connected to an inverted signal lineof the corresponding main word line; and an n-channel third MOSFET whichis furnished in parallel with the first MOSFET and of which the gate isconnected to an inverted signal line of the corresponding main wordline. The sub-main amplifiers for selectively connecting the designatedsub-common I/O lines to the main common I/O lines are each apseudo-direct sense type sub-amplifier comprising: a read differentialMOSFET of which the gate is connected to the uninverted and invertedsignal lines of the corresponding sub-common I/O line and of which thedrain is connected to the inverted and uninverted signal lines of thecorresponding main common I/O line; and a write switching MOSFETfurnished interposingly between the uninverted signal lines as well asbetween the inverted signal lines of the sub-common and main common I/Olines. The sub-main amplifiers are located in the region where thesub-word line driver and the sense amplifier intersect.

In the semiconductor memory of the constitution outlined above, the CMOSstatic driving circuit in each of the unit sub-word line drivingcircuits drives simultaneously to the active level both a row selectionsignal transmitted over the main word lines and a sub-word line drivingsignal transmitted via the sub-word driving signal lines. Thisarrangement speeds up the sub-word line selecting operations. Becausethe sub-main amplifiers are pseudo-direct sense type sub-amplifierslocated in the region where the sub-word line driver and the senseamplifier intersect, the read operation of the semiconductor memory suchas the dynamic RAM is boosted without any increase in the memory layoutarea. Furthermore, a comprehensive layered structure involving all wordlines, bit lines and common I/O lines constitutes a semiconductor memorytaking full advantage of the beneficial effects of the structure. Thisprovides wholesale improvements in the operation speed, in the degree ofcircuit integration and in the scale of the semiconductor memory as wellas sweeping reductions in its manufacturing cost.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a dynamic RAM embodying the invention;

FIG. 2 is a substrate layout view of the dynamic RAM in FIG. 1;

FIG. 3 is a block diagram of a memory block included in the dynamic RAMof FIG. 1;

FIG. 4 is a partial block diagram of sub-memory mats included in thememory block of FIG. 3;

FIG. 5 is a partial connection diagram of the sub-memory mats in FIG. 4;

FIG. 6 is a partial circuit diagram of a memory array and peripheralsincluded in the sub-memory mats of FIG. 4;

FIG. 7(A) and FIG. 7(B) are a set of a partial circuit diagram and asignal waveform diagram regarding a first example of a sub-word linedriver included in the sub-memory mats of FIG. 4;

FIG. 8(A) and FIG. 8(B) are a set of a partial circuit diagram and asignal waveform diagram regarding a second example of a sub-word linedriver included in the sub-memory mats of FIG. 4;

FIG. 9(A) and FIG. 9(B) are a set of a partial circuit diagram and asignal waveform diagram regarding a third example of a sub-word linedriver included in the sub-memory mats of FIG. 4;

FIG. 10 is a partial circuit diagram of a first example of a senseamplifier and a first example of a sense amplifier driver included inthe sub-memory mats of FIG. 4;

FIG. 11 is a partial circuit diagram of a second example of a senseamplifier driver included in the sub-memory mats of FIG. 4;

FIG. 12 is a signal waveform diagram regarding the sense amplifierdriver in FIGS. 10 and 11;

FIG. 13 is a partial circuit diagram of a third example of a senseamplifier driver included in the sub-memory mats of FIG. 4;

FIG. 14 is a signal waveform diagram regarding the sense amplifierdriver in FIG. 13;

FIG. 15 is a plan view of typical metal wiring layers comprising amemory array and peripherals included in the sub-memory mats of FIG. 4;

FIG. 16 is a partial plan view of a sub-word line driver included in thesub-memory mats of FIG. 4;

FIG. 17 is a partial plan view of a sense amplifier and a senseamplifier driver included in the sub-memory mats of FIG. 4;

FIG. 18 is a symbolic plan view of a first example of memory arrays andperipherals constituting each sub-memory mat in the dynamic RAM of FIG.1;

FIG. 19 is a symbolic plan view of a second example of memory arrays andperipherals constituting each sub-memory mat in the dynamic RAM of FIG.1;

FIG. 20 is a symbolic plan view of a third example of memory arrays andperipherals constituting each sub-memory mat in the dynamic RAM of FIG.1;

FIGS. 21(A), 21(B) and 21(C) are cross-sectional views of the memoryarrays and peripherals in FIG. 18;

FIGS. 22(A), 22(B) and 22(C) are cross-sectional views of the memoryarrays and peripherals in FIG. 19; and

FIGS. 23(A), 23(B) and 23(C) are cross-sectional views of the memoryarrays and peripherals in FIG. 20.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 1 is a block diagram of a dynamic RAM (semiconductor memory)embodying the invention. The constitution and operation of thisembodiment will now be outlined with reference to FIG. 1. The circuitelements constituting each block in FIG. 1 are formed on one substratecomposed illustratively of single crystal silicon through the use ofknown MOSFET integrated circuit fabrication techniques (MOSFET standsfor a metal-oxide-semiconductor field-effect transistor which, in thisspecification, generically represents the insulated gate field-effecttransistor). Unless otherwise noted, the names of terminals and signallines in the accompanying drawings are also used to indicate the signalstransmitted through these terminals and lines. In addition, each MOSFETwith its channel (back gate) part arrowed in the accompanying circuitdiagrams is a p-channel MOSFET as opposed to n-channel MOSFETs whosechannel part is not arrowed.

The dynamic RAM in FIG. 1 has four memory blocks MB0 through MB3 as itsbasic components. These memory blocks, as exemplified by the memoryblock MB0 in FIG. 1, each comprise a pair of memory mats MATL and MATRflanking an X-address decoder XD, main amplifiers MAL and MARcorresponding to the memory mats, and Y-address decoders YDL and YDRalso corresponding to the memory mats. The X-address decoder is suppliedwith internal address signals X0 through Xi of (i+1) bits from anX-address buffer XB. The Y-address decoders YDL and YDR are suppliedcommonly with internal address signals Y0 through Yi of (i+1) bits froma Y-address buffer YB. The X- and Y-address buffers XB and YB are fed ona time division basis with X-address signals AX0 through AXi andY-address signals AY0 through AYi via address input terminals A0 throughAi. The main amplifier MAL and MAR are connected via an eight-bitinternal data bus IOB0-IOB7 to the I/O terminals on one side of thecorresponding unit circuits of a data I/O circuit IO. The I/O terminalson the other side of these unit circuits are connected to thecorresponding data I/O terminals IO0 through IO7.

Each of the memory mats MATL and MATR constituting each of the memoryblocks MB0 through MB3 comprises 64sub-memory mats arranged in latticefashion, as will be discussed later. The sub-memory mats are eachcomposed of a memory array having a predetermined number of sub-wordlines and of sub-bit lines intersecting orthogonally and a large numberof dynamic memory cells located in lattice fashion at the points ofintersection between the sub-word and sub-bit lines; a sub-word linedriver including unit sub-word line driving circuits corresponding tothe sub-word lines of the memory array; a sense amplifier including unitamplifier circuits and column selection switches corresponding to thesub-bit lines; and sub-common I/O lines to which designated sub-bitlines are connected selectively via the column selection switches. Abovethe 64 sub-memory mats arranged in lattice fashion are main word linesoriginating from the X address decoder XD and bit line selection signals(column selection signal lines) originating from the Y-address decoderYDL or YDR, the main word lines and the column selection signal linesintersecting orthogonally. Also above the sub-memory mats are apredetermined number of main common I/O lines which are in parallel withthe bit line selection signals and which originate from the mainamplifier MAL or MAR. Specific constitutions, operations and layouts ofthe memory blocks MB0 through MB3 and of the sub-memory mats making upeach memory block will be described later in more detail.

The X- and Y-address buffers XB and YB receive and retain the X-addresssignals AX0 through AXi or Y-address signals AY0 through AYi enteredthrough the address input terminals A0 through Ai on a time divisionbasis. On the basis of the X- or Y-address signals thus admitted, the X-and Y-address buffers XB and YB generate the internal address signals X0through Xi or Y0 through Yi and supply the generated signals to theX-address decoder XD or Y-address decoder YDL or YDR of the memoryblocks MB0 through MB3. The most-significant bit internal address signalXi and Yi are also sent to a memory block selection circuit BS.

The X-address decoder decodes the internal address signals X0 through Xifrom the X-address buffer XB, and drives the corresponding main wordlines to the active level alternately. The Y-address decoders YDL andYDR decode the internal address signals Y0 through Yi from the Y-addressbuffer YB, and drive alternately the corresponding bits of the bit lineselection signals to the active (i.e., selected) level. In thisembodiment, each of the main word lines is constituted by complementarysignal lines consisting of an uninverted and an inverted signal line.The main word lines have a pitch X times that of the sub-word linesconstituting the sub-memory mat (i.e., eight-foot pitch), while the bitline selection signals have a pitch Y times that of the sub-bit lines(i.e., four-fold pitch). For this reason, the sub-word line driver ofeach sub-memory mat includes the unit sub-word line driving circuits forselectively driving the sub-word lines in accordance with the rowselection signal and sub-word line driving signal; the row selectionsignal is transmitted over the corresponding 64-bit main word lines, andthe sub-word line driving signal is transmitted via eight-bit sub-wordline driving signal lines to be described later. Part of the internaladdress signals X0 through Xi fed to the X-address decoder XD are usedto drive the sub-word line driving signals selectively to the activelevel. The sense amplifier of each sub-memory mat includes switchingMOSFETs that are turned on selectively four pairs at a time when thecorresponding bit line selection signals are driven to the active level,the activated switching MOSFETs connecting four pairs of complementarybit lines to the sub-common I/O lines selectively.

When the dynamic RAM is placed in write mode, the main amplifiers MALand MAR take write data sent from the data I/O terminals IO0 through IO7via the data I/O circuit IO and internal data bus IOB0-IOB7, and writethe data thus supplied to eight selected memory cells in the designatedsub-memory mat of the memory mat MATL or MATR. When the dynamic RAM isin read mode, the main amplifiers MAL and MAR amplify read signals whichare output from eight selected memory cells in the designated sub-memorymat of the memory mat MATL or MATR and which are forwarded via thesub-common I/O lines (sub-common data lines), sub-main amplifiers andmain common I/O lines (main common data lines); the amplified signalsare then transmitted to the corresponding unit circuits in the data I/Ocircuit IO by way of the internal data bus IO0-IO7. From the unitcircuits of the data I/O circuit IO, these read signals are sent to theoutside of the dynamic RAM through the data I/O terminals IO0 throughIO7.

The memory block selection circuit BS decodes the most-significant bitinternal address signals Xi and Yi from and X and Y-address buffers XBand YB, and drives selectively memory blocks selection signals BS0through BS3, not shown. These memory block selection signals are fed tothe corresponding memory blocks MB0 through BM3 for selective activationthereof.

A timing generator TG generates selectively various internal controlsignals on the basis of a row address strobe signal RASB, a columnaddress strobe signal CASB and a write enable signal WEB suppliedexternally as start control signals (in the description that follows, acharacter B suffixed to a signal name indicates that the signal is aninverted signal driven Low when made active). The internal controlsignals thus generated are supplied to various parts in the dynamic RAM.An internal voltage generator VG generates internal voltages VCH, VCL,HVC, VB1 and VB2 on the basis of a grounding potential VSS and a supplyvoltage VCC supplied externally as the operating power source. Theinternal voltages thus generated are fed to various parts in the dynamicRAM. The supply voltage VCC may be arranged to be, but is not limitedto, a positive potential of +3.3 V. The internal voltage VCH isillustratively a positive potential of a relatively large absolute value(e.g., +4 V). The internal voltage HVC is illustratively +1.1 V, anintermediate potential between the internal voltage VCL and thegrounding potential VSS. Furthermore, the internal voltage VB1 is anegative potential of a relatively small absolute value (e.g., −1 V),while the internal voltage VB2 is a negative potential of a relativelylarge absolute value (e.g., −2 V).

FIG. 2 is a substrate layout view of the dynamic RAM in FIG. 1. The chiplayout of the dynamic RAM embodying the invention will now be outlinedwith reference to FIG. 2. In the general description that followsregarding the chip layout, references of bearings (top, bottom, right,left) indicate the apparent positions in the relevant drawings.

In FIG. 2, the dynamic RAM is mounted on a p-type semiconductorsubstrate PSUB. The dynamic RAM as embodied here is of the so-called LOC(lead-on-chip) form in which the bonding pads for connecting inner leadsto the semiconductor substrate PSUB are arranged linearly along thevertical center line of the substrate. Thus close to the bonding pads,i.e., at the center of the semiconductor substrate PSUB is a peripheralcircuit PC including the X-address buffer XB, Y-address buffer YB anddata I/O circuit IO. In the top left and the top right corner of thesemiconductor substrate PSUB are the memory blocks MB0 and MB1,respectively. Under the memory blocks MB0 and MB1 are the memory blocksMB2 and MB3, respectively. These memory blocks are arranged so that themain common I/O lines are the sub-bit lines constituting part of eachsub-memory mat are arranged horizontally as shown in FIG. 2, i.e., theY-address decoders YDL and YDR and the main amplifiers MAL and MAR areinside the semiconductor substrate PSUB. As a result, the main wordlines are in the vertical direction of FIG. 2 and in parallel with thesub-word lines constituting part of the sub-memory mats. The sub-commonI/O lines constituting part of the sub-memory mats intersect the maincommon I/O lines orthogonally, in the vertical direction of FIG. 2. Withthe main amplifiers MAL and MAR located in the middle of thesemiconductor substrate PSUB, the main common I/O lines connected tothese amplifiers are arranged to intersect the sub-common I/O linesorthogonally. The arrangement provides an effective chip layout.

FIG. 3 is a block diagram of a memory block included in the dynamic RAMof FIG. 1. FIG. 4 is a partial block diagram of a sub-memory mat SMR34and its peripherals included in the memory block of FIG. 3. FIG. 5 is apartial connection diagram of the setup in FIG. 4, and FIG. 6 is apartial circuit diagram of a memory array ARYR34 and its peripheralsincluded in the sub-memory mat SMR34 of FIG. 4. With reference to thesefigures, mention will be made of: the block constitution of the memoryblocks and sub-memory mats making up the dynamic RAM embodying theinvention; specific structures of the memory arrays and theirperipherals constituting the sub-memory mats; and some features of thesememory components. The description that follows regarding the memoryblock constitution will refer primarily to the memory block MB0 but alsoapply to the other memory blocks MB1 through MB3 which are identical instructure to the memory block MB0. In addition, the description thatfollows with respect to the sub-memory mats, memory arrays andperipherals will center primarily on the sub-memory mat SMR34 but alsoapply to the other sub-memory mats SMR00 through SMR33 and SMR35 throughSMR77 which are structurally identical to the sub-memory mat SMR34.

In FIG. 3, the memory block MB0 includes a pair of memory mats MATL andMATR flanking the X-address decoder XD as mentioned above. These memorymats are each composed of 64 sub-memory mats SML00 through SML77 andSMR00 through SMR77 arranged in 8×8 lattice fashion.

With this embodiment, the sub-memory mats SML00 through SML77 and SMR00through SMR77 making up each of the memory mats MATL and MATR of thememory block MB0 are arranged so that two adjacent sub-memory mats inthe column direction are paired to share four pairs of sub-common I/Olines SIO0* through SIO3*, as shown shaded in FIG. 3. (In thedescription that follows, an uninverted sub-common I/O line SIO0T and aninverted sub-common I/O line SIO0B are represented combinedly by anasterisk-suffixed notation such as a sub-common I/O line SIO0*. Eachuninverted signal that is brought High when made active is identified bya character T suffixed to its name.) With such a paired sub-memory matstructure (e.g., SMR34 and SMR35), it is possible to remedycolumn-direction faults in units of the bit line selection signal.Meanwhile, eight pairs of sub-memory mats SMR04 through SMR74 and SMR05through SMR75 (i.e., a total of eight sub-memory mats) arranged on thesame row share four pairs of main common I/O lines (represented by themain common I/O lines MIO40* through MIO43*) and 64-bit line selectionsignals (represented by YS40 through YS463). Eight sub-memory mats(e.g., SMR30 through SMR37) arranged on the same row share 64 pairs ofmain word lines represented by MW30* through MW363. Part of thesub-memory mats SML00 through SML77 and SMR00 through SMR77 making upthe memory mats MATL and MATR of each memory block may be furnished asredundant sub-memory mats in the row and column directions. Theseredundant sub-memory mats are used to remedy faults in units of thesub-memory mat.

The sub-memory mats SML00 through SML77 and SMR00 through SMR77 contain,as exemplified by the sub-memory mat SMR34 in FIG. 4, the memory arrayARYR34, and the sub-word line driver WDR34 and sense amplifier SAR34located respectively below and to the right of the memory array ARYR34.As shown in FIG. 6, the memory array ARYR34 effectively includes, and isnot limited to, 512 sub-word lines SW0 through SW511 arranged verticallyand 256 sub-bit lines SB0* through SB255* arranged horizontally inparallel. At the points of intersection between the sub-word lines andsub-bit lines are effectively 131,072 dynamic memory cells composed ofdata storage capacitors and address selection MOSFETs arranged inlattice fashion. In this setup, each of the sub-memory mats SML00through SML77 and SMR00 through SMR77 has a storage capacity of 128kilobits. Each of the memory blocks MB0 through MB3 has a storagecapacity of 16 megabits (i.e., 128 kilobits×64×2). The dynamic RAM has astorage capacity of 64 megabits (i.e., 16 megabits×4).

As depicted in FIG. 6, the sub-word line driver WDR34 includes 256 unitsub-word line driving circuits USWD0, USWD2, . . . , USWD510corresponding to even-numbered sub-word lines SW0, SW2, . . . , SW510 ofthe memory array ARYR34. The upper output terminals of these unitsub-word line driving circuits are connected to the correspondingeven-numbered sub-word lines SW0 SW2, . . . , SW510 of the memory arrayARYR34; the lower output terminals of the unit sub-word line drivingcircuits are connected to the corresponding even-numbered sub-word linesSW0, SW2, . . . , SW510 of the adjacent sub-memory mat SMR33. The upperoutput terminals of the unit sub-word line driving circuitsUSWD0,-USWD2, . . . , USWDS10 constituting the sub-word line driverWDR34 are interconnected every four terminals, and are coupledsuccessively to the corresponding main word lines MW30* through MW363*.The lower output terminals of the unit sub-word line driving circuitsUSWD0, USWD2, . . . , USWD510 are interconnected every four terminals,and are coupled commonly to the corresponding sub-word line drivingsignal lines DX40, DX42, DX44 and DX46.

Meanwhile, the upper output terminals of the odd-numbered sub-word linesSW1, SW3, . . . , SW511 making up part of the memory array ARYR34 areconnected to the output terminals of the corresponding unit sub-wordline driving circuits USWD1, USWD3, . . . , USWD511 of the sub-word linedriver WDR35 in the adjacent sub-memory mat SMR35. The upper outputterminals of these unit sub-word line driving circuits are in turnconnected to the odd-numbered sub-word lines SW1, SW3, . . . , SW511constituting part of the memory array ARYR35 of the sub-memory matSMR35. The upper input terminals of the unit sub-word line drivingcircuits USWD1, USWD3, . . . , USWD511 making up the sub-word linedriver WDR35 are interconnected every four terminals, and are coupledsuccessively to the corresponding main word lines MW30* through MW363*:the lower input terminals of these unit sub-word line driving circuitsare interconnected every four terminals, and are coupled commmonly tothe corresponding sub-word line driving signal lines DX41, DX43, DX45and DX47.

The unit sub-word line driving circuits USWD0, USWD2, . . . , USWD510and USWD1, USWD3, . . . , USWD511 of the sub-word line drivers WDR34 andWDR35 drive selectively to a predetermined selected level thecorresponding sub-word lines SW0, SW2, . . . , SW510 or SW1, SW3, . . ., SW511 of the memory arrays ARYR33 and ARYR34 or ARYR34 and ARYR35 ontwo conditions: that the corresponding main word lines MW30* throughMW363* be driven to the active level, and that the correspondingsub-word line driving signals DX40, DX42, . . . , DX46 or DX41, DX43, .. . , DX47 be brought to the active level.

As described, in the dynamic RAM embodying the invention, 512 sub-wordlines SW0 through SW511 making up part of, say, the sub-memory mat SMR34are connected to the corresponding unit sub-word line driving circuitsof a pair of sub-word line drivers WDR34 and WDR35 on both sides of(i.e., above and below) the sub-memory mat SMR34. Whereas the sub-memorymat SMR34 practically needs two sub-word line drivers, each unitsub-word line driving circuit of the sub-word line drivers is shared bythe corresponding sub-bit lines of two sub-memory mats-adjacent to eachother in the column direction. Thus in this arrangement, the sub-wordline drivers are made to correspond in serial numbers with thesub-memory mats. Where the memory array ARYR34 of the sub-memory matSMR34 is taken as an example, the unit sub-word line driving circuits ofthe corresponding sub-word line drivers WDR34 and WDR35 are locatedalternately below or above the sub-word lines SW0 through SW511. Eightof the unit sub-word line driving circuits share corresponding one ofthe main word lines MW30* through MW363*. As a result, the unit sub-wordline driving circuits may have a pitch twice that of the sub-word lines,and the main word lines may have a pitch eight times (X times) that ofthe sub-word lines. In this setup, the pitch of the unit sub-word linedriving circuits and that of the complementary main word lines arerelaxed, whereby the dynamic RAM may be enhanced in the degree ofcircuit integration and boosted in scale. More specific constitutionsand operations of the unit sub-word line driving circuits USWD0 throughUSWD511 making up the sub-word line drivers WDR34 and others will bedescribed later. The connections of these unit sub-word line drivingcircuits will be further clarified when FIGS. 3 through 5 arereferenced.

The sub-bit lines SB0* through SB255* constituting part of the memoryarray ARYR34 in the sub-memory mat SMR34 are connected on the right-handside to the corresponding unit circuits USA0, USA3, . . . , USA252 andUSA255 of the sense amplifier SAR34, by way of n-channel shared MOSFETsNA and NB commonly receiving through their gates a shared control signalSH3L. Likewise, the sub-bit lines SB0* through SB255* are connected onthe left-hand side to the corresponding unit circuits USA1, USA2, . . ., USA253 and USA254 of the sense amplifier SAR44 for the adjacentsub-memory mat SMR44, by way of shared MOSFETs commonly receivingthrough their gates a shared control signal SH4R. The unit circuitsUSA0, USA3, etc., of the sense amplifier SAR34 are further connected onthe right-hand side to the corresponding sub-bit lines SB0*, SB3*, etc.,of the memory array ARYR24 in the adjacent sub-memory mat SMR24, by wayof n-channel shared MOSFETs NC and ND commonly receiving a sharedcontrol signal SH3R through their gates. The unit circuits USA1, USA2,etc., of the sense amplifier SAR35 are connected on the left-hand sideto the corresponding sub-bit lines SB1*, SB2*, etc., of the memory arrayARYR44, by way of shared MOSFETs commonly receiving a shared controlsignal SH4L through their gates.

Each unit circuit of the sense amplifiers SAR34 and SAR44 is fedcommonly with consecutive four of the bit line selection signals YS40through YS463. These unit circuits each contain a unit amplifier made ofa pair of CMOS inverters in cross connection, and a pair of switchingMOSFETs (column selection switches) commonly receiving through theirgates the corresponding bit line selection signals YS40 through YS463.Each unit amplifier is selectively activated when supplied with theoperating voltage via a common source line, not shown. The activatedunit amplifier provides a binary read signal (High or Low level) byamplifying a small read signal output via the corresponding sub-bit linefrom the memory cell connected to the selected sub-word line. Theswitching MOSFETs of the sense amplifier unit circuits are turned onselectively four pairs at a time when the corresponding bit lineselection signals YS40 through YS463 are driven to the active level. Theactivated MOSFET pairs selectively connect the corresponding four of thesub-bit lines of the memory array ARYR34 to the sub-common I/O linesSIO0* through S103*.

As shown in FIG. 4, the sub-common I/O lines SIO0* and SIO1* are sharedby two sub-memory mats SMR34 and SMR35 contiguous in the columndirection. The two sub-common I/O lines SIO0* and SIO1* are located tothe right of these sub-memory mats, i.e., inside the sense amplifiersSAR34 and SAR35. The other two sub-common lines SIO2* and SIO3* arelocated to the left of these sub-memory mats, i.e., inside the senseamplifiers SAR44 and SAR45. Furthermore, the sub-common I/O line SIO0*is connected selectively to the main common I/O line MIO40* via asub-main amplifier SMA of the sense amplifier driver SDR34 locatedbottom left of the sub-memory mat SMR34. The sub-common I/O line SIO1*is connected selectively to the main common I/O line MIO41* via thesub-main amplifier of the sense amplifier driver SDR35 in the crossregion located bottom right of the sub-memory mat SMR35. The sub-commonI/O line SIO2* is connected selectively to the main common I/O lineM1042* via the sub-main amplifier of the sense amplifier driver SDR45located bottom right of the sub-memory mat SMR45. The sub-common I/Oline SIO3* is connected selectively to the main common I/O line M1O43*via the sub-main amplifier of the sense amplifier driver SDR46 locatedbottom right of the sub-memory mat SMR46.

As described, in the dynamic RAM of this embodiment, 256 sub-bit linesSB0* through SB255* constituting part of the sub-memory mat SMR34 areconnected illustratively to the corresponding unit circuits of a pair ofsense amplifiers SAR34 and SAR44 flanking the sub-memory mat SMR34 (onthe left and the right). Whereas the sub-memory mat SMR34 practicallyneeds two sense amplifiers, each unit circuit of the sense amplifiers isshared by two sub-memory mats adjacent to each other in the rowdirection. Thus in this arrangement, the sense amplifiers are made tocorrespond in serial numbers with the sub-memory mats. Where the memoryarray ARYR34 of the sub-memory mat SMR34 is taken as an example, theunit circuits of the sense amplifiers are located alternatively to theright or left of the sub-bit lines SB0* through SB255*. Each senseamplifier unit circuit shares four bit line selection signals YS40through YS463. As a result, the sense amplifier unit circuits may have apitch twice that of the sub-bit lines, and the bit line selectionsignals may have a pitch four times (Y times) that of the sub-bit lines.In this setup, the pitch of the sense amplifier unit circuits and thatof the bit line selection signals are relaxed, whereby the dynamic RAMmay be enhanced in the degree of circuit integration and boosted inscale. More specific constitutions of the sense amplifiers SAR34 andSAR44 and their unit circuits USA0 through USA255 will be describedlater. The connections of these circuit components will be furtherclarified when FIGS. 3 through 5 are referenced.

In the dynamic RAM of this invention, the memory mats MATL and MATRmaking up he memory blocks MB0 through MB3 are each divided into 64units or sub-memory mats SML00 through SML77 or SMR00 through SMR77. Aswith the memory cells, these sub-memory mats are arranged in latticefashion. The sub-word lines, sub-bit lines and sub-common I/O lines ofthe sub-memory mats are selectively connected to and activated by themain word lines, bit line selection signals or main common I/O linesfurnished in the upper layer. As is already evident to those skilled inthe art, dividing each memory mat into a large number of units orsub-memory mats enhance the degree of freedom of mat constitution in thedynamic RAM and thereby contributes to shortening the period of memorydevelopment. Because the division of memory mats into sub-memory mats isaccompanied by the comprehensive layering of all word lines, bit linesand common I/O lines, the resulting dynamic RAM provides full benefitsof the layered structure. Overall, the dynamic RAM of this constitutionis faster in operation speed, higher in the degree of circuitintegration, larger in scale and lower in fabrication cost than before.

FIG. 7(A) and FIG. 7(B) show a partial circuit diagram and a signalwaveform diagram regarding a first example of the sub-word line driverWDR34 in the sub-memory mat SMR34 of FIG. 4, respectively. FIG. 8(A) andFIG. 8(B) depict a partial circuit diagram and a signal waveform diagramregarding a second example of the sub-word line driver WDR34 in thesub-memory mat SMR34, respectively. FIG. 9(A) and FIG. 9(B) indicate apartial circuit diagram and a signal waveform diagram regarding a thirdexample of the sub-word line driver WDR34, respectively. Described belowwith reference to FIGS. 7(A) through 9(B) are specific constitutions andoperations of the sub-word line drivers making up part of the sub-memorymats of the dynamic RAM of this embodiment. The description that followsregarding the sub-word line driver arrangement will refer primarily tothe sub-word line driver WDR34 of the sub-memory mat SMR34 but alsoapply to the other sub-word line drivers which are identical instructure to the sub-word line driver WDR34. In addition, thedescription that follows with respect to the unit sub-word line drivingcircuits USWD0 through USWD510 constituting the sub-word line driverWDR34 will center primarily on the unit sub-word line driving circuitUSWD0 but also apply to the other unit sub-word line driving circuitsUSWD2 through USWD510 which are structurally identical to the unitsub-word line driving circuit USWD0.

In FIG. 7(A), the sub-word line driver WDR34 includes 256 unit sub-wordline driving circuits USWD0, USWD2, . . . , USWD510 corresponding to theeven-numbered sub-word lines SW0, SW2, . . . , SW510 making up part ofthe memory array ARYR34. Each of the unit sub-word line drivingcircuits, as exemplified by the unit sub-word line driving circuitUSWD0, comprises a p-channel MOSFET P1 (first MOSFET) interposed betweenthe corresponding sub-word line driving signal line DX40 and sub-wordline SW0, and an n-channel MOSFET N1 (second MOSFET) interposed betweenthe corresponding sub-word line SW0 and grounding potential VSS. Thegates of the MOSFETs P1 and N1 are connected to the inverted signal lineof the corresponding main word line MW30*, i.e., to the inverted mainword line MW30B. The unit sub-word line driving circuit USWD0 furtherincludes an n-channel MOSFET N2 (third MOSFET) arranged in parallel withthe MOSFET P1. The gate of the MOSFET N2 is connected to the uninvertedsignal line of the corresponding main word line MW30*, i.e., to theuninverted main word line MW30T.

The uninverted main word line MW30T is brought to the inactive levelsuch as 0 V (grounding potential VSS) when not selected, and driven tothe active level such as +4 V (internal voltage VHC) when selected. Theinverted main word line MW30B is brought to the inactive level such asthe internal voltage VCH when not selected, and driven to the activelevel such as the grounding potential VSS when selected. The sub-wordline driving signal DX40 is brought to the inactive level such as thegrounding potential VSS when not selected, and driven to the activelevel such as the internal voltage VCH when selected. As mentionedabove, the internal voltage VCH, a relatively stable potential of +4 V,is generated by the internal voltage generator VG in the dynamic RAMdrawing on the supply voltage VCC.

When the corresponding uninverted main word lines MW30T and invertedmain word lines MW30B are brought to the inactive level, the MOSFETs P1and N2 are both turned off and the MOSFET N1 is turned on in the unitsub-word line driving circuit USWD0. Thus the sub-word line SW0 is setto the unselected level such as the grounding potential VSS irrespectiveof the level of the corresponding sub-word line driving signal DX40.

Meanwhile, when the corresponding uninverted main word line MW30T andinverted main word line MW30B are driven to the active level, the MOSFETN1 is turned off and the MOSFETs P1 and N2 are turned on in the unitsub-word line driving circuit USWD0. Thus the sub-word line WS0 isbrought to the selected level such as the internal voltage VCH uponreceipt of the active level of the corresponding sub-word line drivingsignal DX40, and is driven to the unselected level such as the groundingpotential VSS when receiving the inactive level of the sub-word linedriving signal DX40.

As described, the unit sub-word line driving circuits USWD0 and othersconstituting the sub-word line drivers WDR34, etc., in the inventivedynamic RAM are not self-boot type but CMOS (complementary MOS) staticdriving circuits. In that case, the main word lines MW30* and others andthe sub-word line driving signals DX40 and others may be driven to theactive level simultaneously. This makes it possible to improve theaccess time of the dynamic RAM in its read mode.

As shown in FIG. 8(A), the unit sub-word line driving circuitsexemplified by the circuit USWD0 are each composed of a p-channel MOSFETP1 and n-channel MOSFETs N1 and N2. The p-channel MOSFET P1 isinterposed between the corresponding uninverted main word line MW30T andsub-word line SW0 and receives through its gate the sub-word linedriving signal DX40. The n-channel MOSFETs N1 and N2 are interposed inparallel between the sub-word line SW0 and the grounding potential VSSand have their gates connected respectively to the correspondingsub-word line driving signal line DX40 and inverted main word lineMW30B. Alternatively, as depicted in FIG. 9(A), the p-channel MOSFET P1may be interposed between the corresponding uninverted sub-word linedriving signal line DX40T and sub-word line SW0 and has its gateconnected to the corresponding main word line MW30B; the n-channelMOSFETs N1 and N2 may be interposed in parallel between the sub-wordline SW40 and the grounding potential VSS and have their gates connectedrespectively to the corresponding main word line MW30B and invertedsub-word line driving signal DX40B. The unit sub-word line drivingcircuit USWD0 may also be composed of an ordinary two-input CMOS NORgate arrangement. In this case, the main word line and the sub-word linedriving signal may be a single signal line each. The arrangement furtherreduces the number of necessary lines and contributes to enhancing thedegree of circuit integration of the dynamic RAM.

FIG. 10 is a partial circuit diagram of a first example of the senseamplifier SAR34 and a first example of the sense amplifier driver SDR34included in the sub-memory mat SMR34 of FIG. 4. FIG. 11 is a partialcircuit diagram of a second example of the sense amplifier driver SDR34in the sub-memory mat SMR34 of FIG. 4. FIG. 12 is a signal waveformdiagram regarding the sense amplifier driver SDR34 shown in FIGS. 10 and11. FIG. 13 is a partial circuit diagram of a third example of the senseamplifier driver SDR34 in the sub-memory mat SMR34 of FIG. 4. FIG. 14 isa signal wave diagram regarding the sense amplifier driver SDR34.Described below with reference to FIGS. 10 through 14 are specificconstitutions, operations and features of the sense amplifiers and senseamplifier drivers in the sub-memory mats of the inventive dynamic RAM.The description that follows regarding the sense amplifiers, their unitcircuits and the sense amplifier drivers will center primarily on thesense amplifier SAR34 and its unit circuit USA0 in the sub-memory matSMR34 as well as on the sense amplifier driver SDR34. These componentsexplained as representative examples are identical in structure to thosesense amplifiers, unit circuits and sense amplifier drivers which theyrepresent and to which the ensuing description applies.

In FIG. 10, the sense amplifier SAR34 includes 128 unit circuits USA0,USA3, . . . , USA252 and USA255. The input terminals on the left-handside of these unit circuits are connected to the corresponding sub-bitlines SB0*, SB3*, . . . , SB252* and SB255* of the memory array ARYR34,by way of n-channel shared MOSFETs NA and NB whose gates commonlyreceive an uninverted shared control signal SH3L that is obtained by aninverter V1 of the sense amplifier driver SR34 inverting an invertedshared control signal SH3LB. The input terminals on the right-hand sideof the unit circuits are connected to the corresponding sub-bit linesSB0*, SB3*, . . . , SB252* and SB255* of the memory array ARYR24 in theadjacent sub-memory mat SMR24, by way of n-channel shared MOSFETs NC andND whose gates commonly receive an uninverted shared control signal SH3Rthat is acquired by an inverter V3 of the sense amplifier driver SDR34inverting an inverted shared control signal SH3RB.

The dynamic RAM of the above constitution adopts what is known as theshared sense scheme. That is, the unit circuits USA0, USA3, . . . ,USA252 and USA255 of the sense amplifier SAR34 are shared by the memoryarrays ARYR34 and ARYR24 of a pair of adjacent sub-memory mats SMR34 andSMR24. When the inverted shared control signal SH3LB is brought Low andthe uninverted shared control signal SH3L is driven High, the senseamplifier unit circuits are selectively connected to the correspondingsub-bit lines SB0*, SB3*, . . . , SB252* and SB255* of the memory arrayARYR34 located on the left-hand side, by way of the shared MOSFETs NAand NB. When the inverted shared control signal SH3RB is brought Low andthe uninverted shared control signal SH3R is driven High, the senseamplifier unit circuits are selectively connected to the correspondingsub-bit lines SB0*, SB3*, . . . , SB252* and SB255* of the memory arrayARYR24 located on the right-hand side, by way of the shared MOSFETs NCand ND.

Each of the unit circuits making up the sense amplifier SAR34, asexemplified by the unit circuit USA0 in FIG. 10, includes a unitamplifier and a bit line pre-charge circuit. The unit amplifier iscomposed of a p-channel MOSFET P2, an n-channel MOSFET N3, a p-channelMOSFET P3 and an n-channel MOSFET N4 constituting a pair of CMOSinverters in cross connection. The bit line pre-charge circuit is madeup of a pair of n-channel switching MOSFETs (column selection switches)N8 and N9 interposed between the uninverted and the inverted I/O node ofthe unit amplifier on the one hand, and the uninverted and the invertedsignal line of the sub-common I/O line SIO0* or SIO1* on the other, andthree n-channel MOSFETs N5 through N7 in series-parallel connection.

The sources of the MOSFETs P2 and P3 constituting part of the unitamplifier are commonly connected to a common source line (driving signalline) PP, the sources of the MOSFETs N3 and N4 are commonly connected toa common source line PN. The common source line PP is connected to adriving voltage supply line CPP4 via a p-channel driving MOSFET P4 ofthe sense amplifier driving circuit SAD in the sense amplifier driverSDR34. The common source line PN is connected to a driving voltagesupply line CPN4 via an n-channel driving MOSFET NE of the senseamplifier driving circuit SAD. Between the common source lines PP and PNis a common I/O line pre-charge circuit having three n-channel MOSFETsNF through NE in series-parallel connection. The gate of the drivingMOSFET P4 in the sense amplifier driving circuit SAD is connected to asense amplifier control signal line SAP3; the gate of the driving MOSFETNE is connected to a sense amplifier control signal line SAN3. The gatesof the MOSFETs NF through NH in the common I/O line pre-charge circuitare commonly fed with an inverted internal control signal PCB that isobtained by an inverter V2 inverting an internal control signal PC forpre-charge control.

In the setup above, the unit amplifiers of the unit circuits in thesense amplifier SAR34 are selectively activated on two conditions: thatthe driving MOSFETs P4 and NE of the sense amplifier driving circuit SADbe turned on upon receipt of the active level of the sense amplifiercontrol signals SAP3 and SAN3; and that predetermined operating power besupplied from the driving voltage supply lines CPC4 and CPN4 via thecommon source lines PP and PN. The activated unit amplifiers eachprovide a binary read signal (High or Low level) by amplifying a smallread signal output via the corresponding sub-bit lines SB0* and SB2*from the 256 memory cells connected to the selected sub-word lines ofthe memory array ARYR34 or ARYR24.

The gates of the switching MOSFETs N8 and N9 constituting part of theunit circuits in the sense amplifier SAR34 are interconnected every twopairs and are supplied with the corresponding bit line selection signalsYS40 and others from the Y-address decoder YD. As mentioned above, thebit line selection signals YS40, etc., are fed to the gates of two pairsof switching MOSFETs in the unit circuits USA1, USA2, etc., of the senseamplifier SAR44 located to the left of the memory array ARYR34. In thissetup, the switching MOSFETs N8 and N9 in the unit circuits areselectively turned on two pairs at a time when the corresponding bitline selection signals YS40 through YS463 are driven to the activelevel. The activated switching MOSFETs selectively connect thecorresponding two sub-bit lines to the-sub-common I/O lines SIO0* andSIO1* in the memory array ARYR34 or ARYR24.

Meanwhile, the gates of the MOSFETs N5 through N7 constituting the bitline pre-charge circuit of each unit circuit in the sense amplifierSAR34 are commonly supplied with the inverted pre-charge control signalPCB. The MOSFETs N5 through N7 are selectively turned on upon receipt ofthe active (i.e., High) level of the inverted pre-charge control signalPCB. The activated MOSFETs N5 through N7 short-circuit (i.e., equalize)the uninverted and the inverted I/O node of the unit amplifier in thecorresponding unit circuit of the sense amplifier SAR34, i.e., theuninverted and the inverted signal line of the corresponding sub-bitline for the memory array ARYR34 or ARYR24.

In this embodiment, the memory mats MATL and MATR making up the memoryblocks MB0 through MB3 use as their operating power the internal voltageVCL of a relatively small absolute value (e.g., +2.2 V) and thegrounding potential VSS (i.e., 0 V). This is intended to minimize insize the memory cells and other circuit elements. Likewise the unitamplifiers constituting the sense amplifier SAR34 utilize as theoperating power the internal voltage VCL fed via the common source linesPP and PN as well as the grounding potential VSS. However, the dynamicRAM embodying the invention adopts what is known as the overdrive schemeunder which the common source line PP is fed with the supply voltage VCC(i.e., +3.3 V) only for a predetermined initial period in which thesense amplifier SAR34 is activated. The scheme allows the unitamplifiers of the sense amplifier to act more quickly than before foramplifying operations thereby increasing the speed of reading data fromthe dynamic RAM.

The overdrive scheme of the sense amplifier will now be describedbriefly with reference to the signal waveform diagram of FIG. 12. Asshown in FIG. 12, the sense amplifier control signal SAP3 is on theinactive level when set to the supply voltage VCC (i.e., +3.3 V) and onthe active level when set to the grounding potential VSS (i.e., 0 V).The sense amplifier control signal SAN3 is on the inactive level whenset to the grounding potential VSS and on the active level when set tothe supply voltage VCC. The driving voltage supply line CPP4 is beingfed with the supply voltage VCC when not selected as well as from thetime the sense amplifier control signals SAP3 and SAN3 are brought inthe active level until a predetermined time has elapsed. Upon elapse ofthe predetermined time, the driving voltage supply line CPP4 is suppliedwith the internal voltage VCL (i.e., +2.2 V). The driving voltage supplyline CPN4 is always fed with the grounding potential VSS. The pre-chargecontrol signal PC, not shown, is driven to the active level at apredetermined timing when the sense amplifier SAR34 is deactivated. Thepre-charge control signal PC is brought to the inactive level when thesense amplifier SAR34 is activated.

When the sense amplifier control signals SAP3 and SAN3 are driven to theinactive level and when the sense amplifier SAR34 is deactivated, thedriving MOSFETs P4 and NE in the sense amplifier driving circuit SAD ofthe sense amplifier driver SDR34 are turned off, and the MOSFETs NFthrough NH making up the common I/O pre-charge circuit are all turned onupon receipt of the active level of the pre-charge control signal PC.This causes the common source lines PP and PN to be equalized via theMOSFETs NF through NH to an intermediate potential between the internalvoltage VCL land the grounding potential, i.e., to the internal voltageHVC. The unit circuits USA0, etc., of the sense amplifier SAR34 are alldeactivated. At this point, in the memory array ARYR34 or ARYR24, theuninverted and inverted signal lines of the sub-bit lines SB0* throughSB255* are equalized via the bit line pre-charge circuits of thecorresponding unit circuits in the sense amplifier SAR34. That is, theuninverted and inverted signal lines are pre-charged to an intermediatelevel such as the internal voltage HVC.

On the other hand, when the sense amplifier control signals SAP3 andSAN3 are driven to the active level, the MOSFETs NF through NE making upthe common I/O line pre-charge circuit in the sense amplifier-driverSDR34 are turned off. Instead, the driving MOSFETs P4 and NE in thesense amplifier driving circuit SAD are turned on. This causes thecommon source line PP to be fed initially with the driving voltage suchas the supply voltage VCC from the driving voltage supply line CPP4 viathe driving MOSFET P4. After a predetermined time has elapsed, thecommon source line PP is fed with the driving voltage (supply voltage)such as the internal voltage VCL. The common source line PN is suppliedwith the grounding potential (reference voltage) VSS via the drivingvoltage supply line CPN4. As a result, the unit amplifiers constitutingeach of the unit circuits in the same amplifier SAR34 are activated. Theactivated unit amplifiers each provide a binary read signal (Light orLow level) amplifying a small read signal output via the correspondingsub-bit lines SB0*, etc., from the memory cells connected to theselected sub-word lines of the memory array ARYR34 or ARYR24. In theinitial phase of the activation of the sense amplifier SAR34, the commonsource line PP is fed with the supply voltage VCC for overdrivepurposes. This enhances the speed at which the unit amplifiers start up,thereby improving the access time of the dynamic RAM in its read mode.

In the example of FIG. 12, the sense amplifier overdrive scheme isimplemented by temporarily setting to the supply voltage VCC the drivingvoltage fed via the drain voltage supply line CPP4. Alternatively, asshown in FIG. 13(A), a similar overdrive scheme is implemented byfurnishing three driving voltage supply lines that are fed constantlywith the supply voltage VCC, internal working VCL and groundingpotential VSS. In the setup of FIG. 13(A), p-channel driving MOSFETs P8and P9 constituting part of the sense amplifier driving circuit SAD areinterposed respectively between the common source line PP and the supplyvoltage VCC, and between the common source line PP and the internalvoltage VCL. Between the common source line PN and the groundingpotential VSS is an n-channel MOSFET NE. The gates of the drivingMOSFETs P8 and P9 are supplied respectively with sense amplifier controlsignals SAP31 and SAP32, and the gate of the driving MOSFET NE is fedwith the sense amplifier control signal SAN3. With this embodiment, thesense amplifier control signal SAP31 is brought to the active levelsimultaneously with the sense amplifier control signal SAN3, asillustrated in FIG. 14. After a predetermined time has elapsed, thesense amplifier control signal SAP31 is driven back to the inactivelevel. Upon elapse of a predetermined time since the sense amplifiercontrol signals SAP31 and SAN3 were driven to the active level, thesense amplifier control signal SAP32 is brought to the active level atthe same time that the sense amplifier control signal SAP31 is drivenback to the inactive level. As a result, the common source line PP isfed with the supply voltage VCC as its driving voltage for apredetermined period from the time the sense amplifier control signalSAP31 is brought to the active level until the sense amplifier controlsignal SAP32 is driven to the active level. This implements a senseamplifier overdrive scheme similar to that in FIG. 12.

In the dynamic RAM of this embodiment, the memory cells are refreshedsuccessively through the eight sub-memory mats SMR00 to SMR07 or SMR70to SMR77 arranged on the same row, one sub-memory mat at a time. In thatcase, the sense amplifier control signals SAP0 through SAP7 and SAN0through SAN7 are driven to the active level consecutively as the refreshoperation progresses. Illustratively, when the refresh operation,completed on the sub-memory mats SMR30 through SMR37, proceeds to thesub-memory mats SMR40 through SMR47, the sense amplifier control signalsSAP3 and SAN3 are driven to the active level for a predetermined periodsimultaneously with the next sense amplifier control signals SAP4 andSAN4. What takes place here is what is known as the charge-reusedrefresh operation. In this case, the potential equivalent to the groundVSS or to the driving voltage VCL charging the common source lines PPand PN of the sense amplifiers SAR30 through SAR37 is transmitted to andreused by the common source lines PP and PN of the sense amplifiersSAR30 through SAR37, by way of the driving voltage supply lines CPP0through CPP7 and CPN0 through CPN7. This leads to appreciable savings inthe amount of driving voltage charges to be supplied anew via thedriving voltage supply lines CPP0 through CPP7 and CPN0 through CPN7,whereby power dissipation of the dynamic RAM is reduced. In the senseamplifier driver of FIG. 13, n-channel MOSFETs NL and NM may be replacedby a signal transmission circuit equipped with an amplifier function,the signal transmission circuit being interposed between sub-common I/Olines SI0OB and SIO0T on the one hand, and main common I/O lines MIO40Band MIO40T on the other. With this alternative, the speed of signal(i.e., data) transmission may be boosted.

Returning to FIG. 10, the sense amplifier driver SDR34 further comprisesa sub-main amplifier SMA and two sub-common I/O lines pre-chargecircuits. The sub-main amplifier SMA comprises a pair of n-channeldriving MOSFETs NP and NQ and a pair of write switching MOSFETs NL andNM. The Two sub-common I/O line pre-charge circuits are composed ofthree p-channel MOSFETs P5 through P7 in series-parallel connection andn-channel MOSFETs N1 through NK also in series-parallel connection. Oneof the two sub-common I/O line pre-charge circuits has the gates of theMOSFETs N1 through NK commonly fed with the inverted internal controlsignal PCB that is acquired by the inverter V2 inverting the internalcontrol signal PC. The other sub-common I/O line pre-charge circuit hasthe gates of the MOSFETs P5 through P7 commonly supplied with aninternal control signal PCS. In this setup, with the dynamic RAM placedin write mode, the MOSFETs N1 through NK are turned on when the internalcontrol signal PC is selectively brought Low (i.e., inverted internalcontrol signal PCB driven High). This equalizes the uninverted andinverted signal lines of the sub-common I/O line SIO0* to the internalvoltage HVC. With the dynamic RAM in read mode, the MOSFETs P5 throughP7 are selectively turned on when the internal control signal PCS isdriven Low. This equalizes the uninverted and inverted signal lines ofthe sub-common I/O line SIO0* to the internal voltage VCL.

Meanwhile, the drain and source of the write switching MOSFETs NL and NMin the sub-main amplifier SMA are connected respectively to the invertedand the uninverted signal line of the main common I/O line MIO40* andsub-common I/O line SIO0*. The gates of the write switching MOSFETs NLand NM are commonly fed with an internal control signal WE3. The drainsof write differential MOSFETs NP and NQ are connected respectively tothe uninverted and the inverted signal line of the main common I/O lineMIO40* by way of n-channel MOSFETs NN and NO. The commonly connectedsources of the read differential MOSFETs NP and NQ are connected to thegrounding potential VSS via an n-channel driving MOSFET NR. The gates ofthe differential MOSFETs NP and NQ are connected respectively to theinverted and the uninverted signal line of the sub-common I/O lineSIO0*. The gates of the MOSFETs NN, NO and NR are commonly supplied withan internal control signal RE3. When the dynamic RAM is selected to bein write mode, the internal control signal WE3 is driven High (e.g.,internal voltage VCL) selectively in a predetermined timing. With thedynamic RAM selected to be in read mode, the internal control signal RE3is brought High selectively in a predetermined timing.

In the above setup, the write switching MOSFETs NL and NM in thesub-main amplifier SMA are selectively turned on when the dynamic RAM isselected to be in write mode and when the internal control signal WE3 isdriven High. When thus activated, the write switching MOSFETs NL and NMtransmit to the sub-common I/O line SIO0* write signals supplied fromthe main amplifier SAR via the main common I/O line MIO40*. These writesignals are written from the sub-common I/O line SIO0* to the selectedmemory cells in the memory array ARYR34 by way of the corresponding unitcircuits of the sense amplifier SAR34.

The read differential MOSFETs NP and NQ in the sub-main amplifier SMAconstitute what is known as a pseudo-direct type differential amplifierin combination with the MOSFETs NN, NO and NR turned on when the dynamicRAM is selected to be in write mode and when the internal control signalRE3 is driven High. The pseudo-direct type differential amplifierfurther amplifies a binary read signal that is read from a selectedmemory cell in the memory array ARYR34, amplified by the correspondingunit amplifier in the sense amplifier SAR34 and output via thesub-common I/O line SIO0*. The amplified binary read signal istransmitted onto the corresponding main common I/O line MIO40*. Asdescribed earlier, the sub-common I/O line SIO0* is shared by twoadjacent sub-memory mats SMR34 and SMR35 in the column direction. Thewiring length of the sub-common I/O line SIO0* is relatively short andsubstantially equal to the width of the sub-memory mats in the bit linedirection. A differential amplifier centering on the read differentialMOSFETs NP and NQ in the sub-main amplifier SMA further amplifies thebinary read signal placed by the corresponding unit amplifier of thesense amplifier SAR34 onto the sub-common I/O line SIO0*. The amplifiedbinary read signal is transmitted onto the main common I/O line MIO40*whose wiring length is relatively extended.

The embodiment comprising the arrangements above alleviates the loads onthe unit amplifiers of the sense amplifier SAR34 when a column isselected, and allows the read signal from each selected memory cell tobe transmitted effectively to the main common I/O line MIO40*, i.e., tothe corresponding unit circuit of the main amplifier MAR. This improvesthe access line of the dynamic RAM in read mode. In this embodiment, asense amplifier driving circuit SAD34 including the sub-main amplifierSMA is located in the region where the sense amplifirs SAR 34 and othersintersect with the sub-word line drivers WDR34 and others, as will bedescribed later. This minimizes any increases in the layout area whileimproving the access time of the dynamic RAM.

If the main common I/O lines MIO40* and others have a relatively shortwiring length or if their load capacitance is negligible, the sub-mainamplifier SMA may be constituted only by the switching MOSFETs NL and NMwhich double for write and read operations.

FIG. 15 is a plan view of typical metal wiring layers comprising thememory array ARYR34 of the sub-memory mat SMR34 and the peripheralsassociated therewith. FIG. 16 is a partial plan view of the sub-wordline driver WDR34 included in the sub-memory mat SMR34 of FIG. 4. FIG.17 is a partial plan view of the sense amplifier SAR34 and senseamplifier driver SDR34. Described below in reference to FIGS. 15 through17 are the sub-memory mat SMR34 and its peripherals, with emphasis ontheir features and their plan layout including metal wiring layers.Needless to say, the ensuing description regarding the metal wiringlayers also applies to the sub-memory mats other than the mat SMR34described herein.

In FIG. 15, the dynamic RAM of this embodiment has three metal wiringlayers M1 through M3 composed of aluminum and the like. The third or thehighest metal wiring layer M3 serves to form: the bit line selectionsignals YS40 through YS463, etc., arranged primarily in the horizontaldirection of the view, i.e., in parallel with the sub-bit lines andspanning a plurality of sub-memory mats; sub-word line driving signalsDX40 through DX47, etc.,; main common I/O lines MIO40* through MIO43*,etc.; and driving voltage supply lines CPP2, CPN2, CPP4, CPN4, etc. Thesecond metal wiring layer M2 constitutes: the main word lines MW30*through MW363*, etc., arranged primarily in the vertical direction ofthe view, i.e., in parallel with the sub-word lines and spanning aplurality of sub-memory mats; sub-common I/O lines SIO0* through SIO3*,etc.; inverted shared control signal lines SH3LB through SH4LB and SH3RBthrough SH4RB, etc.; sense amplifier driving signal lines SAP3 throughSAP4 and SAN3 through SAN4, etc.; and internal control signal lines PC,PCS, WE3 through WE4, RE3 through RE4, etc. The first or the lowestmetal wiring layer M1 makes up the wiring between circuit elements suchas MOSFETs.

In this embodiment, as illustrated in FIG. 16, the main word linesMW30*, etc., (i.e., the uninverted main word line MW30T and invertedmain word line MW30B, etc.) made up of the second metal wiring layer M2have a spacious pitch eight times as wide as the pitch of the sub-wordlines SW0 through SW7, etc., of the memory array ARYR34 composed of afirst gate layer FG. The sub-word line driving signal lines DX40, DX42,DX44 and DX46 are made of the third metal wiring layer M3 and branchinto two parts each on the right-hand side of the view, not shown. Thebranched lines from one part of each of the sub-word line driving signallines extend parallelly over the region forming the p-channel MOSFETsconstituting the sub-word line driver WDR34. The branched lines from theother part of each of the sub-word line driving signal lines extendedparallelly over the region including the n-channel MOSFETs making up thesub-word line driver WDR34. Between the sub-word line driving signallines is the wiring for supplying the substrate potential, i.e., theinternal voltage VCH to an n-well region where p-channel MOSFETs areformed. The supply wiring is constituted likewise by the third metalwiring layer M3. Under the supply wiring is the wiring, made up of thefirst metal wiring layer M1, for interconnecting even-numbered sub-wordlines SW0, SW2, SW4, SW6, etc., of the adjacent memory arrays ARYR34 andARYR33.

As shown in FIG. 17, the bit line selection signals YS40, etc., composedof the third metal wiring layer M3 have a spacious pitch four times thatof the sub-bit lines SB0* through SB3* of the memory array ARYR34 formedby a second gate layer SG (i.e., uninverted sub-bit lines SB0T throughSB3T and inverted sub-bit lines SB0B through SB3B, etc.). This meansthat the pitch of the bit line selection signals is substantially eighttimes as wide as that of the sub-bit lines. The main common I/O linesMIO40*, etc., made up of the third metal wiring layer M3 (i.e.,uninverted main common I/O lines MIO40T and MIO40B and driving voltagesupply lines CPP4 and CPN4, etc.) are located over the region in whichthe sub-word line drivers WDR24 and WDR34 as well as the sense amplifierdrivers SDR34, etc., are provided. In the second metal wiring layer, thesub-common I/O lines SIO0* and SIO1* (i.e., uninverted sub-common I/Olines SIO0T and SIO1T, inverted sub-common I/O lines SIO0B and SIO1B,etc.); inverted shared control signal lines SH3LB and SH3RB throughSH4RB, etc.; sense amplifier driving signal lines SAP3 and SAN3, etc.;and internal control signal lines PC, PCS, WE3 and RE3, etc., arelocated on the region where the sense amplifier SAR34 and senseamplifier drivers SDR34, etc., are furnished. With the abovearrangements in place, the three metal wiring layers are usedefficiently to form the signal lines for transmitting signals across aplurality of sub-memory mats. This enhances the efficiency in laying outthe sub-memory mats and hence the dynamic RAM as a whole.

In the dynamic RAM of this embodiment, as described, a spacious layoutpitch is afforded to the main word lines MW30* through MW363*, etc., andto the bit line selection signals YS40 through YS463, etc., which arecomposed of the second or third metal wiring layer M2 or M3 and closelyassociated with memory arrays of a high degree of circuit integration.Thus these metal wiring layers are patterned without recourse to theso-called phase shift mask. This contributes to reducing the fabricationcost of the dynamic RAM.

FIG. 18 is a plan view of a first example of the memory arrays andperipherals constituting each sub-memory mat in the dynamic RAM of FIG.1. FIGS. 21(A), 21(B) and 21(C) are cross-sectional views of the memoryarrays and peripherals in FIG. 18. FIG. 19 is a plan view of a secondexample of the memory arrays and peripherals constituting eachsub-memory mat in the dynamic RAM of FIG. 1. FIGS. 22(A), 22(B) and22(C) are cross-sectional views of the memory arrays and peripherals inFIG. 19. FIG. 20 is a plan view of a third example of the memory arraysand peripherals constituting each sub-memory mat in the dynamic RAM ofFIG. 1. FIGS. 23(A), 23(B) and 23(C) are cross-sectional views of thememory arrays and peripherals in FIG. 20. Outlined below in reference toFIGS. 18 through 23(C) are the well structure, substrate voltages andother features of the dynamic RAM embodied as shown. Departing from thepreceding examples of the substrate layout for the dynamic RAM, theexamples that follow are symbolically represented with a view tofacilitating the understanding of the well structure and substratevoltages regarding the dynamic RAM embodied herein. The first example inFIGS. 18 and 21 will be described first in detail. The second example inFIGS. 19 and 22 and the third example in FIGS. 20 and 23 will beexplained only for their differences from the first example.

In FIGS. 18 and 21, the dynamic RAM is mounted on a p-type semiconductorsubstrate PSUB supplied with the internal voltage VB1 which is anegative potential of a relatively small absolute value (e.g., −1 V).The memory cells MC constituting the memory array ARY1, i.e., n-channelMOSFETs acting as address selecting MOSFETs, are formed on thesemiconductor substrate PSUB in a p-well region PW1 encroaching on theregion where the corresponding sense amplifier SA1 is furnished. Thememory cells MC constituting the memory array ARY2 paired with ARY1,i.e., n-channel MOSFETs acting as address selecting MOSFETs, are alsoformed on the semiconductor substrate PSUB in a p-well region PW2encroaching on the region where the corresponding sense amplifier SA1 isprovided. The p-well regions PW1 and PW2 are fed with the internalvoltage VB1 as the substrate voltage. The internal voltage VB1 serves asthe substrate voltage of the semiconductor substrate PSUB.

Likewise, the memory cells MC constituting the memory array ARY3, i.e.,n-channel MOSFETs acting as address selecting MOSFETs, are formed on thesemiconductor substrate PSUB in a p-well region PW3 encroaching on theregion where the corresponding sense amplifier SA2 and sub-word linedriver WD1 are furnished. The memory cells MC constituting the memoryarray ARY4 paired with ARY3, i.e., n-channel MOSFETs acting as addressselecting MOSFETs, are also formed on the semiconductor substrate PSUBin a p-well region PW4 encroaching on the region where the senseamplifier SA2 and sub-word line driver WD2 are provided. The p-wellregions PW3 and PW4 are fed with the internal voltage VB1 as thesubstrate voltage.

The rightmost portion of the p-well regions PW1 and PW3 and the leftmostportion of the p-well regions PW2 and PW4 each comprise n-channelMOSFETs (NMOSs) making up part of the sense amplifier SA1 or SA2. N-wellregions NW1 and NW2 having the supply voltage VCC as their substratevoltage are interposed respectively between the p-well regions PW1 andPW2, and between the p-well regions PW3 and PW4. Each of the n-wellregions comprises p-channel MOSFETs (PMOSs) constituting part of thesense amplifier SA1 or SA2. Outside the p-well regions PW1 and PW3 is ann-well region NW9 for cut-off purposes. Another cut-off n-well regionNW10 is furnished outside the p-well regions PW2 and PW4.

Likewise, above the p-well region PW3 are n-channel MOSFETs constitutingpart of the sub-word line driver WD1; above the p-well region PW4 aren-channel MOSFETs constituting part of the sub-word line driver WD2.Between the p-well regions PW1 and PW3 is an n-well region NW3, andbetween the p-well regions PW2 and PW4 is an n-well region NW4, the twon-well regions NW3 and NW4 having the internal voltage VCH as theirsubstrate voltage. Within these n-well regions are p-channel MOSFETsconstituting part of the sub-word line driver WD1 or WD2. Outside thep-well regions PW1 and PW2 is a cut-off n-well region NW13, and outsidethe p-well regions PW3 and PW4 is an n-well region NW14.

Meanwhile, the p-channel MOSFETs making up part of the peripheralcircuit PC are formed in an n-well region NW5 furnished on thesemiconductor substrate PSUB. The n-channel MOSFETs constituting part ofthe peripheral circuit PC are formed in a p-well region PW5 provided ina relatively deep n-well region DNW1. Outside the p-well region PWS tothe right is a cut-off n-well region NW11. The relatively deep n-wellregion DNW1 is fed with the supply voltage VCC that serves as thesubstrate voltage sent by way of the n-well region NW11 and n-wellregion NW5. The p-well region PW5 is fed with the grounding potentialVSS as the substrate voltage.

The p-channel MOSFETs constituting part of the data I/O circuit IO areformed in an n-well region NW6 furnished on the semiconductor substratePSUB. The n-channel MOSFETs making up part of the data I/O circuit IOare formed in a p-well region PW6 provided within a relatively deepn-well region DNW2. Outside the n-well region NW6 to the left is acut-off p-well region PW13, and outside the p-well region PW6 to theright is a cut-off n-well region NW12. The deep n-well region DNW2 isfed with the supply voltage VCC that serves as the substrate voltagesent by way of the n-well region NW12 and n-well region NW6. The p-wellregion PW6 is fed, as its substrate voltage, with the internal voltageVB2 which is a negative potential of a relatively large absolute value(e.g., −2 V).

As described above, the dynamic RAM of this embodiment is in theso-called triple well structure. The n-channel MOSFETs serving as thememory cells MC of the memory arrays ARY1 through ARY4, and then-channel MOSFETs making up part of the sense amplifiers SA1 through SA2as well as the sub-word line drivers WD2 and WD2, are formed in the samep-well region. Because there is no need for cut-off regions to beinterposed between the well regions, the chip size of the dynamic RAM isreduced. The supply voltage VCC is used illustratively as the substratevoltage for the n-well regions NW1 and NW2 in which there are formed thep-channel MOSFETs for driving common source lines in the senseamplifiers SA1 through SA2. This arrangement removes the possibility ofa latch-up hazard when power is applied, as will be explained later.Although the so-called substrate effect is small regarding the p-channelMOSFETs in the sense amplifiers, the potential difference is 1 V betweenthe grounding potential serving as the source potential and the internalvoltage VB1 acting as the substrate voltage regarding the n-channelMOSFETs in the sense amplifiers. This increases the threshold voltageand thereby affects the sense amplifier operation. Since the p-wellregions PW1 through PW4 in which the memory arrays ARY1 through ARY4 areprovided are formed directly on the semiconductor substrate PSUB,operations of the data I/O circuit I/O entail fluctuations in thesubstrate voltage of the semiconductor substrate PSUB, generating noisethat may propagate to the memory cells. With no cut-off regionsfurnished between the memory arrays ARY1 through ARY4 and the senseamplifiers SA1 through SA2, operations of the sense amplifiers SA1through SA2 generate nose that may also propagate to the memory cells.

With respect to the second example shown in FIGS. 19 and 22, the dynamicRAM is mounted on a p-type semiconductor substrate PSUB supplied withthe grounding potential VSS. The memory cells MC constituting the memoryarray ARY1, i.e., n-channel MOSFETs acting as address selecting MOSFETs,are formed in a relatively deep n-well region DNW3 fed with the internalvoltage VCH (i.e., word line selection potential) and in the p-wellregion PW1 encroaching on the region where the corresponding senseamplifier SA1 is furnished. The memory cells MC constituting the memoryarray ARY2 paired with ARY1, i.e., n-channel MOSFETs acting as addressselecting MOSFETs, are also formed in the deep n-well region DNW3 and inthe p-well region PW2 encroaching on the region where the correspondingsense amplifier SA1 is provided. The p-well regions PW1 and PW2 are fedwith a negative potential of a relatively small absolute value, i.e.,the internal voltage VB1 given as the substrate voltage.

Likewise, the memory cells MC constituting the memory array ARY3, i.e.,n-channel MOSFETs acting as address selecting MOSFETs, are formed in thedeep n-well region DNW3 and in the p-well region PW3 encroaching on theregion where the corresponding sense amplifier SA2 and sub-word linedriver WD1 are furnished. The memory cells MC constituting the memoryarray ARY4 paired with ARY3, i.e., n-channel MOSFETs acting as addressselecting MOSFETs, are also formed in the deep n-well region DNW3 and inthe p-well region PW4 encroaching on the region where the senseamplifier SA2 and sub-word line driver WD2 are provided. The p-wellregions PW3 and PW4 are fed with the internal voltage VB1 of −1 V as thesubstrate voltage.

The rightmost portion of the p-well regions PW1 and PW3 and the leftmostportion of the p-well regions PW2 and PW4 each comprise n-channelMOSFETs making up part of the sense amplifier SA1 or SA2. N-well regionsNW1 and NW2 are interposed respectively between the p-well regions PW1and PW2, and between the p-well regions PW3 and PW4. Each of the n-wellregions comprises p-channel MOSFETs constituting part of the senseamplifier SA1 or SA2. The n-well regions NW1 and NW2 are fed with theinternal voltage VCH of +4 V as their substrate voltage. The internalvoltage VCH also serves as the substrate voltage for the deep n-wellregion DNW3.

Likewise, above the p-well region PW3 are n-channel MOSFETs constitutingpart of the sub-word line driver WD1; above the p-well region PW4 aren-channel MOSFETs constituting part of the sub-word line driver WD2.Between the p-well regions PW1 and PW3 is the n-well region NW3, andbetween the p-well regions PW2 and PW4 is the n-well region NW4, the twon-well regions NW3 and NW4 having the internal voltage VCH as theirsubstrate voltage. Within these n-well regions are p-channel MOSFETsconstituting part of the sub-word line driver WD1 or WD2.

Meanwhile, the p-channel MOSFETs making up part of the peripheralcircuit PC are formed in the n-well region NW5 furnished on thesemiconductor substrate PSUB. The n-channel MOSFETs constituting part ofthe peripheral circuit PC are formed in the p-well region PW5 providedalso on the semiconductor substrate PSUB. The n-well region NW5 is fedwith the supply voltage VCC as the substrate voltage. The p-well regionPW5 is fed with the grounding potential VSS as the substrate voltage.The grounding potential VSS also serves as the substrate voltage for thesemiconductor substrate PSUB.

With the dynamic RAM of this embodiment, as described above, then-channel MOSFETs serving as the memory cells MC of the memory arraysARY1 through ARY4, and the n-channel MOSFETs making up part of the senseamplifiers SA1 through SA2 as well as the sub-word line drivers WD1 andWD2, are formed in the same p-well region. Because there is no need forcut-off regions to be interposed between the well regions, the chip sizeof the dynamic RAM is reduced. Because the p-well regions PW1 throughPW4 and n-well regions NW1 through NW4 in which the above circuits areformed are furnished in the relatively deep n-well region DNW3, it ispossible to prevent fluctuations in the substrate voltage of thesemiconductor substrate PSUB from being propagated as noise to thememory cells of the memory arrays ARY1 through ARY4. However, the supplyvoltage VCC is used as the substrate voltage for the n-well regions NW1and NW2 in which there are formed the p-channel MOSFETs constitutingpart of the sense amplifiers SA1 through SA2. This means that when poweris applied with the internal voltage VCH lower than the supply voltageVCC, the source diffusion layer of the p-channel MOSFETs receivingillustratively the supply voltage VCC through their sources can releasecurrents into the n-well regions, resulting in a latch-up state if theword comes to the worst. In addition, the n-well regions NW1 and NW2 usethe internal voltage VCH as their substrate voltage, while the p-wellregions PW1 through PW4 in which the n-channel MOSFETs are formed usethe internal voltage VB1 as their substrate voltage. This increases theso-called substrate effect regarding the p-channel and n-channelMOSFETs, raising the threshold voltage and affecting the sense amplifieroperation. With no cut-off regions furnished between the memory arraysARY1 through ARY4 and the sense amplifiers SA1 through SA2, activatingthe sense amplifiers SA1 through SA2 as a whole generates nosepropagating to the memory cells.

Lastly, the third example in FIGS. 20 and 23 is basically similar to thesecond example. The major difference is that in the third example, then-channel MOSFETs constituting part of the sense amplifiers SA1 and SA2are formed in p-well regions PW11 and PW12 provided independently on thesemiconductor substrate PSUB. The p-well regions PW11 and PW12 are fedwith the grounding potential VSS as the substrate voltage. An n-wellregion NW16 is furnished as a cut-off region between the p-well regionsPW11 and PW12 on the one hand, and a p-well region PW7 on the other inwhich the memory arrays ARY1 and ARY3 are formed.

Furnished with the cut-off regions, the third example may be slightlyincreased in chip size but offsets the apparent disadvantage by benefitsincluding and exceeding those of the second example. In particular, thethird example eliminates the substrate effect on the p-channel andn-channel MOSFETs making up the sense amplifiers SA1 and SA2, wherebythe operation speed of these sense amplifiers is enhanced. In the thirdexample, the noise derived from the operation of the sense amplifiers isprevented from propagating to the memory cells. Furthermore, thepossibility of a latch-up hazard is eliminated.

The above-described embodiments of the invention offer the followingmajor advantages:

(1) The semiconductor memory of the invention such as a dynamic RAM hasa memory mat divided into a plurality of units or sub-memory mats. Eachsub-memory mat comprises: a memory array having sub-word lines andsub-bit lines intersecting orthogonally and dynamic memory cells locatedin lattice fashion at the intersection points between the intersectingsub-word and sub-bit lines; a sub-word line driver including unitsub-word line driving circuits corresponding to the sub-word lines; asense amplifier including unit amplifier circuits and column selectionswitches corresponding to the sub-bit lines; and sub-common I/O lines towhich designated sub-bit lines are connected selectively via the columnselection switches. The sub-memory mats are arranged in lattice fashion.Above the sub-memory mats is a layer of main word lines and columnselection signal lines intersecting orthogonally, and of main common I/Olines to which designated sub-common I/O lines are connectedselectively. A comprehensive layered structure encompasses all of theword lines, bit lines and common I/O lines. This allows the dynamic RAMto offer full benefits of the layered structure.

(2) In the constitution outlined in (1) above, the unit sub-word linedriving circuits are furnished alternately on both sides of the sub-wordlines, with the unit sub-word line driving circuits having a pitch twicethat of the sub-word lines. The unit sub-word line driving circuits areshared by two adjacent sub-memory mats in the column direction, and theunit amplifiers and column selection switches are shared by two adjacentsub-memory mats in the row direction. This arrangement eases the layoutpitches of the unit sub-word line driving circuits, unit amplifiers andcolumn selection switches while reducing the chip size of the dynamicRAM.

(3) In the constitution outlined in (1) and (2) above, the main wordlines have a pitch that is an integer multiple of the pitch of thesub-word lines, and the column selection signal lines have a pitch thatis an integer multiple of the pitch of the sub-bit lines. Thisarrangement eases the layout pitch of these signal lines.

(4) In the constitution outlined in (1) through (3) above, each of theunit sub-word line driving circuits in the sub-word line driver is aCMOS static driving circuit comprising: a p-channel first MOSFET whichis furnished interposingly between the sub-word line driving signal lineand the corresponding sub-word line and of which the gate is connectedto an inverted signal line of the corresponding main word line; ann-channel second MOSFET which is furnished interposingly between thesub-word line and a grounding potential and of which the gate isconnected to an inverted signal line of the corresponding main wordline; and an n-channel third MOSFET which is furnished in parallel withthe first MOSFET and of which the gate is connected to an uninvertedsignal line of the corresponding main word line. The CMOS static drivingcircuit boosts the speed of sub-word line selecting operations, wherebythe access time of the dynamic RAM is improved.

(5) In the constitution outlined in (1) through (4) above, the sub-mainamplifiers for selectively connecting the designated sub-common I/Olines to the main common I/O lines are each a pseudo-direct sense typesub-amplifier comprising: a read differential MOSFET of which the gateis connected to the uninverted and inverted signal lines of thecorresponding sub-common I/O line and of which the drain is connected tothe inverted and uninverted signal lines of the corresponding maincommon I/O line; and a write switching MOSFET furnished interposinglybetween the uninverted signal lines as well as between the invertedsignal lines of the sub-common and main common I/O lines. The sub-mainamplifiers are located in the region where the sub-word line driver andthe sense amplifier intersect. This arrangement boosts the speed of readoperations of the dynamic RAM without increasing the layout area of thememory arrays.

(6) In the constitution outlined in (1) through (5) above, the maincommon I/O lines are furnished over the region in which the sub-wordline drivers are provided, the main common I/O lines intersectingorthogonally with the sub-common I/O lines. This allows the main commonI/O lines to be connected effectively to the main amplifiers located inthe middle of the semiconductor substrate.

(7) In the constitution outlined in (1) through (6) above, the senseamplifier drivers for selectively supplying the unit amplifiers of thesense amplifier with the operating power coming from driving voltagesupply lines are located in the region where the sub-word line driversintersect with the sense amplifier. This setup effectively arranges thesense amplifier drivers and the related signal lines so as to reduce thechip size of the dynamic RAM.

(8) In the constitution outlined in (7) above, the unit amplifiers ofthe sense amplifier are driven by use of the overdrive scheme. Thescheme enhances the speed at which the unit amplifiers start up, therebyimproving the speed of read operations of the dynamic RAM.

(9) In the constitution outlined in (7) and (8) above, the charge-reusedrefresh method is used whereby the operating power transmitted to thedriving signal lines of one sense amplifier is forwarded via appropriateswitching means to the driving signal lines of the next sense amplifierto be operated. The method reduces the operating current for the refreshoperation of the dynamic RAM, whereby the power dissipation of thedynamic RAM is lowered.

(10) In the constitution outlined in (1) through (9), the dynamic RAMincludes main bit lines which are shared by a predetermined number ofsub-memory mats arranged contiguously in the row direction and to whichthe sub-bit lines of the designated sub-memory mat are selectivelyconnected. These main bit lines are arranged to correspond with the unitamplifiers of sense amplifiers and the column selection switches. Thearrangement reduces the necessary numbers of the unit amplifiers and thecolumn selection switches. In turn, the dynamic RAM is reduced in chipsize, and the fabrication cost of the RAM is lowered.

(11) In the constitution outlined in (1) through (10) above, apredetermined number of sub-memory mats in the row and column directionsare set aside as redundant sub-memory mats. This makes it possible toremedy faults-in units of the sub-memory mat in an efficient manner.

(12) In the constitution outlined (1) through (11) above, the senseamplifier control signal lines for selectively connecting the drivingsignal lines to the driving voltage supply lines are located in a layerabove the region where the sense amplifiers are provided. The sub-wordline driving signal lines, main common I/O lines and driving voltagesupply lines are furnished in a layer above the region where thesub-word line drivers are formed. In this setup, the signal lines areefficiently laid out and the chip size of the memory is reducedaccordingly.

(13) In the constitution outlined in (1) through (12) above, the mainword lines, driving signal lines and sense amplifier control signallines are formed by the second metal wiring layer; the column selectionsignal lines, sub-word line driving signal lines, main common I/O linesand driving voltage supply lines are formed by the third metal wiringlayer. This is a multi-layer wiring structure in which the signal linesare efficiently laid out so that the chip size of the memory is reduced.

(14) In the constitution outlined in (1) through (13) above, the secondand third metal wiring layers are patterned without recourse to a phaseshift mask scheme. This lowers the fabrication cost of the dynamic RAM.

(15) In the constitution outlined in (1) through (14) above, the dynamicRAM is fabricated in a triple well structure. In this structure, thep-type semiconductor substrate on which the dynamic RAM is mounted isfed with a relatively small negative potential as the substrate voltage.The n-channel MOSFETs constituting part of the memory arrays, senseamplifiers and sub-word line drivers are formed in the p-well region onthe p-type semiconductor substrate. The n-channel MOSFETs constitutingpart of the peripheral circuit are formed in the p-well region suppliedwith the grounding potential inside the relatively deep n-well regionfed with the supply voltage. The n-channel MOSFETs making up part of thedata I/O circuits are formed in the p-well region supplied either withthe grounding potential or with a negative potential of a relativelylarge absolute value inside the relatively deep n-well region fed withthe supply voltage. The structure eliminates cut-off regions for wellregion isolation between the memory arrays on the one hand, and thesense amplifiers or sub-word line drivers on the other. This reduces thechip size of the dynamic RAM and removes the possibility of a latch-uphazard at the time of power application.

(16) In the constitution outlined in (1) through (14) above, the dynamicRAM is fabricated in another triple well structure. In this structure,the p-type semiconductor substrate on which the dynamic RAM is mountedis fed with the grounding potential as the substrate voltage. Then-channel MOSFETs constituting part of the memory arrays, senseamplifiers and sub-word line drivers are formed in the p-well region fedwith a negative potential of a relatively small absolute value insidethe relatively deep n-well region supplied with a word line selectionpotential. The n-channel MOSFETs making up part of the peripheralcircuit are formed in the p-well region on the p-type semiconductorsubstrate. The n-channel MOSFETs constituting part of the data I/Ocircuits are formed in the p-well region supplied with the groundingpotential or with a negative potential of a relatively large absolutevalue inside the relatively deep n-well region fed with the supplyvoltage. The structure eliminates cut-off regions for well regionisolation between the memory arrays on the one hand, and the senseamplifiers or sub-word line drivers on the other. This reduces the chipsize of the dynamic RAM and prevents fluctuations in the substratevoltage of the p-type semiconductor substrate from turning into noisepropagating to the memory cells constituting the memory arrays.

(17) In the constitution outlined in (1) through (14) above, the dynamicRAM is fabricated in another triple well structure. In this structure,the p-type semiconductor substrate on which the dynamic RAM is mountedis fed with the grounding potential as the substrate voltage. Then-channel MOSFETs constituting part of the memory arrays and sub-wordline drivers are formed in the p-well region fed with a negativepotential of a relatively small absolute value inside the relativelydeep n-well region supplied with a word line selection potential. Then-channel MOSFETs constituting part of the sense amplifiers andperipheral circuit are formed in the p-well region on the p-typesemiconductor substrate. The n-channel MOSFETs constituting the data I/Ocircuits are formed in the p-well region supplied with the groundingpotential or with a negative potential of a relatively large absolutevalue inside the relatively deep n-well region fed with the supplyvoltage. The structure prevents fluctuations in the substrate voltage ofthe p-type semiconductor substrate from turning into noise propagatingto the memory cells; the structure also keeps the noise caused by senseamplifier operations from propagating to the memory cells. Inparticular, the possibility of a latch-up hazard is eliminated whenpower is applied.

(18) Given the major benefits mentioned in (1) through (17) above, theinventive dynamic RAM as a whole is boosted in operation speed, enhancedin the degree of circuit integration, enlarged in scale and reduced infabrication cost.

Although the description above contains many specificities, these shouldnot be construed as limiting the scope of the invention but as merelyproviding illustrations of the presently preferred embodiments of thisinvention. It is evident that many alternatives, modifications andvariations will become apparent to those skilled in the art in light ofthe foregoing description. For example, in FIG. 1, the dynamic RAM mayhave any number of memory blocks and may have any kind of bitconfiguration. The supply voltage may be at any potential level. Theintegral voltages VCH, VC1, HVC, VB1 and VB2 may take any potentiallevels unrestricted by the preceding embodiments of the invention. Theblock constitution of the dynamic RAM, the names and combinations of thestart control signals used, and the structure of each memory block maybe modified or varied as needed.

In FIG. 2, the substrate layout of the dynamic RAM and the shape of thesemiconductor substrate are not restricted by the preceding embodiments.In FIGS. 3 and 4, each of the memory blocks MB0 through MB3 may have anynumber of sub-memory mats. The pairing combinations of the sub-memorymats and the layout directions of the various signal lines may bealtered as desired. In FIGS. 5 and 6, the relation between the unitsub-word line driving circuits of the sub-word line driver and thememory array sub-word lines, and the relation between the senseamplifier unit circuits and the memory array sub-bit lines may beconstituted by any line-circuit combinations. Each main word line mayillustratively correspond to four sub-word lines, and each bit lineselection signal may illustratively correspond to eight sub-bit lines.

In FIG. 7(A) through FIG. 9(B), the unit sub-word line driving circuitsof the sub-word line driver may each be composed of a two-input CMOS NORgate arrangement receiving the main word line MW30 and the sub-word linedriving signals DX40 through DX43. In this alternative setup, each mainword line is a single signal line, which further eases the layout pitchof the main word lines. The specific constitution of the unit sub-wordline driving circuits may be altered as needed. In FIG. 10, the senseamplifier is not necessarily limited to the shared sense scheme. InFIGS. 10, 11 and 13, the driving MOSFETs P4, P8, P9 and NE in the senseamplifier driving circuit SAD may each be replaced by a plurality ofdriving MOSFETs arranged in parallel. The specific constitution of thesense amplifier SAR34, sense amplifier driver SDR34, etc., may be variedas needed. The conductivity type of the MOSFETs may be altered as neededwhen they are practiced.

In FIGS. 15 through 17, the layout positions and sequence of the signallines, the number of metal wiring layers and the manner of using thesecomponents are not restricted by the preceding embodiments of theinvention. In FIG. 18 through FIG. 23(C), the p-well region PW6 in whichthe data I/O circuit 10 is formed may be supplied with the groundingpotential VSS as the substrate voltage. It is not mandatory for thedynamic RAM to form the deep n-well region DNW2 in the layer under thep-well region PW6. Specific well structures, substrate voltageassignments and their combinations in the embodiments may be modified asneeded.

Although the description above has centered on dynamic RAMs that fallwithin inventors' technical field, this is not limitative of theinvention. The invention also applies to various integrated memorycircuits such as synchronous DRAMs and static RAMs as well as to digitalintegrated circuits incorporating such-integrated memory circuits. Theinvention applies extensively to semiconductor memories in which thelayered structure of at least word lines, bit lines and common I/O linesproves effective as well as to apparatuses and systems incorporatingsuch memories.

The principal advantages of this invention are recapitulated as follows:The invention provides a semiconductor memory such as a dynamic RAMhaving a memory mat divided into a plurality of units or sub-memorymats. Each sub-memory mat comprises: a memory array having sub-wordlines and sub-bit lines intersecting orthogonally and dynamic memorycells located in lattice fashion at the intersection points between theintersecting sub-word and sub-bit lines; a sub-word line driverincluding unit sub-word line driving circuits corresponding to thesub-word lines; a sense amplifier including unit amplifier circuits andcolumn selection switches corresponding to the sub-bit lines; andsub-common I/O lines to which designated sub-bit lines are connectedselectively via the column selection switches. The sub-memory mats arearranged in lattice fashion. Above the sub-memory mats is a layer of:main word lines and column selection signal lines intersectingorthogonally, the main word lines having a pitch that is an integermultiple of the pitch of the sub-word lines, the column selection signallines having a pitch that is an integer multiple of the pitch of thesub-bit lines; and main common I/O lines to which designated sub-commonI/O lines are connected selectively.

In this memory setup, each of the unit sub-word line driving circuits inthe sub-word line driver is a CMOS static driving circuit comprising: ap-channel first MOSFET which is furnished interposingly between thesub-word line driving signal line and the corresponding sub-word lineand of which the gate is connected to an inverted signal line of thecorresponding main word line; an n-channel second MOSFET which isfurnished interposingly between the sub-word line and a groundingpotential and of which the gate is connected to an inverted signal lineof the corresponding main word line; and an n-channel third MOSFET whichis furnished in parallel with the first MOSFET and of which the gate isconnected to an uninverted signal line of the corresponding main wordline. The sub-main amplifiers for selectively connecting the designatedsub-common I/O lines to the main common I/O lines are each apseudo-direct sense type sub-amplifier comprising: a read differentialMOSFET of which the gate is connected to the uninverted and invertedsignal lines of the corresponding sub-common I/O line and of which thedrain is connected to the inverted and uninverted signal lines of thecorresponding main common I/O line; and a write switching MOSFETfurnished interposingly between the uninverted signal lines as well asbetween the inverted signal lines of the sub-common and main common I/Olines. The sub-main amplifiers are located in the region where thesub-word line driver and the sense amplifier intersect.

In the semiconductor memory of the constitution outlined above, the CMOSstatic driving circuit in each of the unit sub-word line drivingcircuits drives simultaneously to the active level both a row selectionsignal transmitted over the main word lines and a sub-word line drivingsignal transmitted via the sub-word driving signal lines. Thisarrangement speeds up sub-word line selecting operations. Because thesub-main amplifiers are pseudo-direct sense type sub-amplifiers locatedin the region where the sub-word line divider and the sense amplifierintersect, the read operation of the semiconductor memory such as thedynamic RAM is boosted without any increase in the memory layout area.

Furthermore, a comprehensive layered structure involving all word lines,bit lines and common I/O lines constitutes a semiconductor memory takingfull advantage of the beneficial effects of the structure. This provideswholesale improvements in the operation speed, in the degree of circuitintegration and in the scale of the semiconductor memory as well assweeping reductions in its manufacturing cost.

1. A semiconductor memory comprising: a plurality of first regionsarranged in lattice fashion, each of which corresponds to a memory arrayincluding a plurality of main word lines extending in a first direction,a plurality of sets of sub-word lines extending in said first direction,a plurality of pairs of data lines extending in a second directionperpendicular to said first direction and a plurality of memory cells,each of which is coupled to a corresponding one of said plurality ofsub-word lines and a corresponding one of said data lines, one of saidplurality of main word lines being allotted to one of said plurality ofsets of sub-word lines; a plurality of second regions, each of which isarranged alternately with each of said first regions arranged along saidfirst direction and each of which includes sub-word line driversconnected to said sub-word lines; a plurality of third regions, each ofwhich is arranged alternately with each of said first regions arrangedalong said second direction and each of which includes sense amplifiersconnected to said data lines; and a plurality of fourth regions, each ofwhich is arranged alternately with each of said third regions arrangedalong said first direction, wherein each of said plurality of main wordlines extends through one or more of said first regions arranged alongsaid first direction; wherein said semiconductor memory furtherincludes: a plurality of pairs of sub-common data lines, each of whichextends in said first direction through said third regions arrangedalong said first direction; first switching circuits formed in saidthird regions and connected interposingly between said plurality ofpairs of data lines and a corresponding one of said pairs of sub-commondata lines; a plurality of pairs of main-common data lines, each ofwhich extends in said second direction through one or more of secondregions arranged along said second direction; and second switchingcircuits formed in said fourth regions and connected interposinglybetween a corresponding one of said pairs of main-common data lines anda corresponding one of said pairs of sub-common data lines.
 2. A Thesemiconductor memory according to claim 1, wherein a number of memoryarrays allotted to one of said main word-lines is greater than a numberof memory arrays allotted to a corresponding one of said pairs ofsub-common data lines.
 3. A The semiconductor memory according to claim1, wherein a length of said each main word-line is longer than a lengthof said each pair of sub-common data lines.
 4. A semiconductor memorycomprising: a first region extending in a first direction; a secondregion extending in said first direction and in parallel with said firstregion; a third region extending in a second direction perpendicular tosaid first direction; a fourth region formed as a rectangle, two sidesof which are contiguous to said first region and said third region,respectively; and a fifth region formed as a rectangle, three sides ofwhich are contiguous to said first region, said second region and saidthird region, respectively; wherein said third region includes a pair ofmain common data lines extending in said second direction, wherein saidfourth region includes a first memory array having a plurality of firstmain word lines extending in said first direction, a plurality of setsof first sub-word lines extending in said first direction, a pluralityof pairs of first data lines extending in said second direction and aplurality of first dynamic memory cells, each of which is coupled to acorresponding one of said plurality of first sub-word lines, each ofsaid sets of first sub-word lines corresponding to one of said pluralityof first main word lines, wherein said fifth region includes a secondmemory array having a plurality of second main word lines extending insaid first direction, a plurality of sets of second sub-word linesextending in said first direction, a plurality of pairs of second datalines extending in said second direction and a plurality of seconddynamic memory cells, each of which is coupled to a corresponding one ofsaid plurality of second sub-word lines, each of said sets of secondsub-word lines corresponding to one of said plurality of second mainword lines, wherein said first region includes: (1) a pair of firstsub-common data lines extending in said first direction, (2) first senseamplifiers connected to said plurality of pairs of first data lines and(3) first switching circuits connected interposingly between saidplurality of pairs of first data lines and said pair of first sub-commondata lines, wherein said second region includes: (1) a pair of secondsub-common data lines extending in said first direction, (2) secondsense amplifiers connected to said plurality of pairs of second datalines, and (3) second switching circuits connected interposingly betweensaid plurality of pairs of second data lines and said pair of secondsub-common data lines, wherein said first region and said third regionintersect in a first crossing area including: (1) a third switchingcircuit connected interposingly between said pair of first sub-commondata lines and said pair of main common data lines, (2) a fourthswitching circuit which provides said first sense amplifiers with afirst positive power supply voltage, and (3) a fifth switching circuitwhich provides said first sense amplifiers with a second positive powersupply voltage lower than said first positive power supply voltage, andwherein said second region and said third region intersect in a secondcrossing area including: (1) a sixth switching circuit connectedinterposingly between said pair of second sub-common data lines and saidpair of main common data lines, (2) a seventh switching circuit whichprovides said second sense amplifiers with said first positive powersupply voltage, and (3) an eighth switching circuit which provides saidsecond sense amplifiers with said second positive power supply voltage.5. A The semiconductor memory according to claim 4, wherein said thirdregion includes first sub-word line drivers coupled to said firstsub-word lines and second sub-word line drivers coupled to said secondsub-word lines.
 6. A The semiconductor memory according to claim 4,wherein each of said first and second sense amplifiers includes a pairof PMOS transistors and a pair of NMOS transistors, each of said pairsof PMOS and NMOS transistors having sources coupled in common, drainscoupled to corresponding pairs of data lines and dates cross-coupled tosaid drains, wherein each of said first and second sense amplifiersprovides said corresponding pair of data lines with a pair ofcomplementary signals having a high side voltage and a low side voltageon the basis of information of a corresponding one of said dynamicmemory cells, wherein, in a first period, said first and second senseamplifiers are driven by said first positive power supply voltage, andwherein, in a second period following said first period, said first andsecond sense amplifiers are driven by said second positive power supplyvoltage.
 7. A semiconductor memory comprising: a first region extendingin a first direction; a second region extending in said first directionand in parallel with said first region; a third region extending in asecond direction perpendicular to said first direction; a fourth regionformed as a rectangle, two sides of which are contiguous to said firstregion and said third region, respectively; and a fifth region formed asa rectangle, three sides of which are contiguous to said first region,said second region and said third region, respectively; wherein saidthird region includes a pair of main common data lines extending in saidsecond direction, wherein said fourth region includes a first memoryarray having a plurality of first main word lines extending in saidfirst direction, a plurality of sets of first sub-word lines extendingin said first direction, a plurality of pairs of first data linesextending in said second direction and a plurality of first dynamicmemory cells, each of which is coupled to a corresponding one of saidplurality of first sub-word lines, each of said sets of first sub-wordlines corresponding to one of said plurality of first main word lines,wherein said fifth region includes a second memory array having aplurality of second main word lines extending in said first direction, aplurality of sets of second sub-word lines extending in said firstdirection, a plurality of pairs of second data lines extending in saidsecond direction and a plurality of second dynamic memory cells, each ofwhich is coupled to a corresponding one of said plurality of secondsub-word lines, each of said sets of second sub-word lines correspondingto one of said plurality of second main word lines, wherein said firstregion includes: (1) a pair of first sub-common data lines extending insaid first direction, (2) first sense amplifiers connected to saidplurality of pairs of first data lines and (3) first switching circuitsconnected interposingly between said plurality of pairs of first datalines and said pair of first sub-common data lines, wherein said secondregion includes: (1) a pair of second sub-common data lines extending insaid first direction, (2) second sense amplifiers connected to saidplurality of pairs of second data lines, and (3) second switchingcircuits connected interposingly between said plurality of pairs ofsecond data lines and said pair of second sub-common data lines, whereinsaid first region and said third region intersect in a first crossingarea including a third switching circuit connected interposingly betweensaid pair of first sub-common data lines and said pair of main commondata lines, wherein said second region and said third region intersectin a second crossing area including a fourth switching circuit connectedinterposingly between said pair of second sub-common data lines and saidpair of main common data lines, and wherein each of said first andsecond sub-word line drivers include: (1) a first PMOS transistor havinga gate connected to a corresponding one of said main word lines, a drainconnected to a corresponding one of said sub-word lines and a sourcereceiving a first signal, (2) a first NMOS transistor having a gateconnected to the gate of said first PMOS transistor, a drain connectedto the drain of said first PMOS transistor and a source connected to aground potential, and (3) a second NMOS transistor having a drainconnected to the drain of said first NMOS transistor, a source connectedto said ground potential and a gate receiving a second signal, saidfirst and second signals being complementary signals.
 8. A Thesemiconductor memory according to claim 7, wherein said semiconductormemory is formed on a P-type substrate comprising: (1) a first N-well,(2) a second N-well formed in said first N-well, (3) a first P-wellformed in said first N-well, and (4) a second P-well formed in saidfirst N-well, wherein the source and the drain of said first PMOS are insaid second N-well, wherein the source and the drain of said first NMOSare in said first P-well, and wherein the source and the drain of aswitching NMOS transistor, forming one of said dynamic memory cells, arein said second P-well.
 9. A The semiconductor memory according to claim8, wherein said first N-well is supplied with a voltage corresponding toa high level of said first signal, and wherein said P-type substrate issupplied with said ground potential.
 10. A semiconductor memorycomprising: a plurality of first regions arranged in lattice fashion,each of which corresponds to a memory array including a plurality ofmain word lines extending in a first direction, a plurality of sets ofsub-word lines extending in said first direction, a plurality pair ofdata lines extending in a second direction perpendicular to said firstdirection and a plurality of memory cells, each of which is coupled to acorresponding one of said plurality of sub-word lines and acorresponding one of said data lines, one of said plurality of main wordlines being allotted to one of said plurality of sets of sub-word lines;a plurality of second regions, each of which is arranged alternatelywith each of said first regions arranged along said second direction andeach of which includes sub-word line drivers connected to said sub-worddata lines; a plurality of third regions, each of which is arrangedalternately with each of said first regions arranged along said seconddirection and each of which includes sense amplifiers connected to saiddata lines; and a plurality of fourth regions, each of which is arrangedalternately with each of said third regions arranged along said firstdirection, wherein each of said plurality of main word lines extendsthrough one or more of said first regions arranged along said firstdirection, wherein said semiconductor memory further includes: aplurality of sub-common data lines, each of which extends in said firstdirection through said third regions arranged along said firstdirection; first switching circuits connected interposingly between saidplurality of data lines and said sub-common data lines; a plurality ofmain-common data lines, each of which extends in said second directionthrough one or more of second regions arranged along said seconddirection; and second switching circuits connected interposingly betweensaid main-common data lines and said sub-common data lines.
 11. Thesemiconductor memory according to claim 10, wherein the number of memoryarrays being allotted to one of main word-lines is greater than thenumber of memory arrays being allotted to one of said sub-common datalines.
 12. The semiconductor memory according to claim 10, wherein thelength of said each main word-line is longer than the length of saidsub-common data line, wherein said third region includes first sub-wordline drivers coupled to said first sub-word lines and second sub-wordline drivers coupled to said second sub-word lines.
 13. A semiconductormemory comprising: a first region extending in a first direction; asecond region extending in said first direction and in parallel withsaid first region; a third region extending in a second directionperpendicular to said first direction; a fourth region formed as arectangle, two sides of which are contiguous to said first region andsaid third region, respectively; and a fifth region formed as arectangle, three sides of which are contiguous to said first region,said second region and said third region, respectively, wherein saidthird region includes main common data lines extending in said seconddirection, wherein said fourth region includes a first memory arrayhaving a plurality of first main word lines extending in said firstdirection, a plurality of sets of first sub-word lines extending in saidfirst direction, a plurality of first data lines extending in saidsecond direction and a plurality of first dynamic memory cells, each ofwhich is coupled to a corresponding one of said plurality of firstsub-word lines, each of said sets of first sub-word lines correspondingto one of said plurality of first main word lines, wherein said fifthregion includes a second memory array having a plurality of second mainword lines extending in said first direction, a plurality of sets ofsecond sub-word lines extending in said first direction, a plurality ofsecond data lines extending in said second direction and a plurality ofsecond dynamic memory cells, each of which is coupled to a correspondingone of said plurality of second sub-word lines, each of said sets ofsecond sub-word lines corresponding to one of said plurality of secondmain word lines, wherein said first region includes: ( 1 ) a pair offirst sub-common data lines extending in said first direction, ( 2 )first sense amplifiers connected to said plurality of first data linesand ( 3 ) first switching circuits connected interposingly between saidplurality of first data lines and said plurality of first sub-commondata lines, wherein said second region includes: ( 1 ) a plurality ofsecond sub-common data lines extending in said first direction, ( 2 )second sense amplifiers connected to said plurality of second datalines, and ( 3 ) second switching circuits connected interposinglybetween said plurality of second data lines and said plurality of secondsub-common data lines, wherein said first region and said third regionintersect in a first crossing area including: ( 1 ) a third switchingcircuit connected interposingly between said plurality of firstsub-common data lines and said plurality of main common data lines, ( 2) a fourth switching circuit which provides said first sense amplifierswith a first positive power supply voltage, and ( 3 ) a fifth switchingcircuit which provides said first sense amplifiers with a secondpositive power supply voltage lower than said first positive powersupply voltage, and wherein said second region and said third regionintersect in a second crossing area including: ( 1 ) a sixth switchingcircuit connected interposingly between said plurality of secondsub-common data lines and said pair of main common data lines, ( 2 ) aseventh switching circuit which provides said second sense amplifierswith said first positive power supply voltage, and ( 3 ) an eighthswitching circuit which provides said second sense amplifiers with saidsecond positive power supply voltage.
 14. A semiconductor memoryaccording to claim 13, wherein said third region includes first sub-wordline drivers coupled to said first sub-word lines and second sub-wordline drivers coupled to said second sub-word lines.
 15. Thesemiconductor memory according to claim 13, wherein each of said firstand second sense amplifiers includes a pair of PMOS transistors and apair of NMOS transistors, each of said pairs of PMOS and NMOStransistors having sources coupled in common, drains coupled tocorresponding data lines and gates cross-coupled to said drains, whereinsaid each of said first and second sense amplifiers providescorresponding data lines with signals having a high side voltage and alow side voltage on the basis of information of corresponding one ofsaid dynamic memory cells, wherein, in a first period, said first andsecond sense amplifiers are driven by said first positive power supplyvoltage, and wherein, in a second period following said first period,said first and second sense amplifiers are driven by said secondpositive power supply voltage.
 16. A semiconductor memory comprising: afirst region extending in a first direction; a second region extendingin said first direction and in parallel with said first region; a thirdregion extending in a second direction perpendicular to said firstdirection; a fourth region formed as a rectangle, two sides of which arecontiguous to said first region and said third region, respectively; anda fifth region formed as a rectangle, three sides of which arecontiguous to said first region, said second region and said thirdregion, respectively, wherein said third region includes a plurality ofmain common data lines extending in said second direction, wherein saidfourth region includes a first memory array having a plurality of firstmain word lines extending in said first direction, a plurality of setsof first sub-word lines extending in said first direction, a pluralityof first data lines extending in said second direction and a pluralityof first dynamic memory cells, each of which is coupled to acorresponding one of said plurality of first sub-word lines, each ofsaid sets of first sub-word lines corresponding to one of said pluralityof first main word lines, wherein said fifth region includes a secondmemory array having a plurality of second main word lines extending insaid first direction, a plurality of sets of second sub-word linesextending in said first direction, a plurality of second data linesextending in said second direction and a plurality of second dynamicmemory cells, each of which is coupled to a corresponding one of saidplurality of second sub-word lines, each of said sets of second sub-wordlines corresponding to one of said plurality of second main word lines,wherein said first region includes: ( 1 ) a plurality of firstsub-common data lines extending in said first direction, ( 2 ) firstsense amplifiers connected to said plurality of first data lines and ( 3) first switching circuits connected interposingly between saidplurality of first data lines and said first sub-common data lines,wherein said second region includes: ( 1 ) a plurality of secondsub-common data lines extending in said first direction, ( 2 ) secondsense amplifiers connected to said plurality of second data lines, and (3 ) second switching circuits connected interposingly between saidplurality of second data lines and said second sub-common data lines,wherein said first region and said third region intersect in a firstcrossing area including a third switching circuit connectedinterposingly between said first sub-common data lines and said maincommon data lines, wherein said second region and said third regionintersect in a second crossing area including a fourth switching circuitconnected interposingly between said second sub-common data lines andsaid main common data lines, and wherein each of said first and secondsub-word line drivers includes: ( 1 ) a first PMOS transistor having agate connected to corresponding one of said main word lines, a drainconnected to corresponding one of said sub-word lines and a sourcereceiving a first signal, ( 2 ) a first NMOS transistor having a gateconnected to the gate of said first PMOS transistor, a drain connectedto the drain of said first PMOS transistor and a source connected to aground potential, and ( 3 ) a second NMOS transistor having a drainconnected to the drain of said first NMOS transistor, a source connectedto said ground potential and a gate receiving a second signal, saidfirst and second signals being complementary signals.
 17. Thesemiconductor memory according to claim 16, wherein said semiconductormemory is formed on a P-type substrate comprising: ( 1 ) a first N-well,( 2 ) a second N-well formed in said first N-well, and ( 3 ) a firstP-well formed in said first N-well, and ( 4 ) a second P-well formed insaid first N-well, wherein the source and the drain of said first PMOSare in said second N-well, wherein the source and the drain of saidfirst NMOS are in said first P-well, and wherein the source and thedrain of a switching NMOS transistor, forming one of said dynamic memorycells, are in said second P-well.
 18. The semiconductor memory accordingto claim 17, wherein said first N-well is supplied with a voltagecorresponding to a high level of said first signal, and wherein saidP-type substrate is supplied with said ground potential.
 19. Asemiconductor memory comprising: a plurality of word lines layered bymain word lines and sub-word lines; and a plurality of I/O lines layeredby data lines connected to memory cells, sub-common data lines connectedto said data lines and main-common data lines connected to saidsub-common data lines, wherein said main word lines, sub-word lines andsub-common data lines extend in a first direction, and wherein said datalines and main-common data lines extend in a second directionperpendicular to said first direction.